欢迎访问ic37.com |
会员登录 免费注册
发布采购

TMS320VC5407PGE 参数 Datasheet PDF下载

TMS320VC5407PGE图片预览
型号: TMS320VC5407PGE
PDF下载: 下载PDF文件 查看货源
内容描述: 定点数字信号处理器 [Fixed-Point Digital Signal Processors]
分类和应用: 数字信号处理器
文件页数/大小: 110 页 / 1351 K
品牌: TI [ TEXAS INSTRUMENTS ]
 浏览型号TMS320VC5407PGE的Datasheet PDF文件第18页浏览型号TMS320VC5407PGE的Datasheet PDF文件第19页浏览型号TMS320VC5407PGE的Datasheet PDF文件第20页浏览型号TMS320VC5407PGE的Datasheet PDF文件第21页浏览型号TMS320VC5407PGE的Datasheet PDF文件第23页浏览型号TMS320VC5407PGE的Datasheet PDF文件第24页浏览型号TMS320VC5407PGE的Datasheet PDF文件第25页浏览型号TMS320VC5407PGE的Datasheet PDF文件第26页  
Introduction  
Table 22. Signal Descriptions (Continued)  
TERMINAL  
NAME  
I/O  
DESCRIPTION  
SUPPLY PINS  
CV  
DV  
S
S
S
I
+V . Dedicated 1.5V power supply for the core CPU.  
DD  
DD  
+V . Dedicated 3.3V power supply for I/O pins.  
DD  
DD  
V
SS  
Ground.  
TCK  
IEEE standard 1149.1 test clock. TCK is normally a free-running clock signal with a 50% duty cycle. The  
changes on test access port (TAP) of input signals TMS and TDI are clocked into the TAP controller, instruction  
register, or selected test data register on the rising edge of TCK. Changes at the TAP output signal (TDO) occur  
on the falling edge of TCK.  
TDI  
I
IEEE standard 1149.1 test data input, pin with internal pullup device. TDI is clocked into the selected register  
(instruction or data) on a rising edge of TCK.  
TDO  
O/Z  
IEEE standard 1149.1 test data output. The contents of the selected register (instruction or data) are shifted  
out of TDO on the falling edge of TCK. TDO is in the high-impedance state except when scanning of data is  
in progress. TDO also goes into the high-impedance state when OFF is low.  
TMS  
I
I
IEEE standard 1149.1 test mode select. Pin with internal pullup device. This serial control input is clocked into  
the test access port (TAP) controller on the rising edge of TCK.  
TRST  
IEEE standard 1149.1 test reset. TRST, when high, gives the IEEE standard 1149.1 scan system control of  
the operations of the device. If TRST is not connected or driven low, the device operates in its functional  
mode, and the IEEE standard 1149.1 signals are ignored. Pin with internal pulldown device.  
EMU0  
I/O/Z  
I/O/Z  
Emulator 0 pin. When TRST is driven low, EMU0 must be high for activation of the OFF condition. When TRST  
is driven high, EMU0 is used as an interrupt to or from the emulator system and is defined as input/output by  
way of IEEE standard 1149.1 scan system. Should be pulled up to DV with a separate 4.7-kresistor.  
DD  
EMU1/OFF  
Emulator 1 pin/disable all outputs. When TRST is driven high, EMU1/OFF is used as an interrupt to or from  
the emulator system and is defined as input/output via IEEE standard 1149.1 scan system. When TRST is  
driven low, EMU1/OFF is configured as OFF. The EMU1/OFF signal, when active low, puts all output drivers  
into the high-impedance state. Note that OFF is used exclusively for testing and emulation purposes (not for  
multiprocessing applications). Thus, for the OFF feature, the following conditions apply: TRST=low,  
EMU0=high, EMU1/OFF = low. Should be pulled up to DV with a separate 4.7-kresistor.  
DD  
I = Input, O = Output, Z = High-impedance, S = Supply  
22  
SPRS007D  
November 2001 Revised April 2004