欢迎访问ic37.com |
会员登录 免费注册
发布采购

TMS320F28232PTPQ 参数 Datasheet PDF下载

TMS320F28232PTPQ图片预览
型号: TMS320F28232PTPQ
PDF下载: 下载PDF文件 查看货源
内容描述: 数字信号控制器(DSC ) [Digital Signal Controllers (DSCs)]
分类和应用: 微控制器和处理器外围集成电路数字信号处理器装置时钟
文件页数/大小: 199 页 / 2655 K
品牌: TI [ TEXAS INSTRUMENTS ]
 浏览型号TMS320F28232PTPQ的Datasheet PDF文件第122页浏览型号TMS320F28232PTPQ的Datasheet PDF文件第123页浏览型号TMS320F28232PTPQ的Datasheet PDF文件第124页浏览型号TMS320F28232PTPQ的Datasheet PDF文件第125页浏览型号TMS320F28232PTPQ的Datasheet PDF文件第127页浏览型号TMS320F28232PTPQ的Datasheet PDF文件第128页浏览型号TMS320F28232PTPQ的Datasheet PDF文件第129页浏览型号TMS320F28232PTPQ的Datasheet PDF文件第130页  
TMS320F28335, TMS320F28334, TMS320F28332  
TMS320F28235, TMS320F28234, TMS320F28232  
SPRS439M JUNE 2007REVISED AUGUST 2012  
www.ti.com  
6.7 Clock Requirements and Characteristics  
Table 6-6. Input Clock Frequency  
PARAMETER  
Resonator (X1/X2)  
MIN  
20  
20  
4
TYP  
MAX UNIT  
35  
Crystal (X1/X2)  
35  
MHz  
150  
fx  
Input clock frequency  
150-MHz device  
100-MHz device  
External oscillator/clock  
source (XCLKIN or X1 pin)  
4
100  
fl  
Limp mode SYSCLKOUT frequency range (with /2 enabled)  
1 - 5  
MHz  
Table 6-7. XCLKIN Timing Requirements – PLL Enabled  
NO.  
C8  
MIN  
MAX UNIT  
tc(CI)  
tf(CI)  
Cycle time, XCLKIN  
Fall time, XCLKIN(1)  
Rise time, XCLKIN(1)  
33.3  
200  
6
ns  
ns  
ns  
%
C9  
C10 tr(CI)  
6
(1)  
C11 tw(CIL)  
C12 tw(CIH)  
Pulse duration, XCLKIN low as a percentage of tc(CI)  
Pulse duration, XCLKIN high as a percentage of tc(CI)  
45  
45  
55  
55  
(1)  
%
(1) This applies to the X1 pin also.  
Table 6-8. XCLKIN Timing Requirements – PLL Disabled  
NO.  
MIN  
6.67  
10  
MAX UNIT  
150-MHz device  
250  
ns  
C8  
tc(CI)  
Cycle time, XCLKIN  
100-MHz device  
Up to 30 MHz  
250  
6
C9  
tf(CI)  
Fall time, XCLKIN(1)  
Rise time, XCLKIN(1)  
ns  
2
30 MHz to 150 MHz  
Up to 30 MHz  
6
C10 tr(CI)  
ns  
2
30 MHz to 150 MHz  
(1)  
C11 tw(CIL)  
C12 tw(CIH)  
Pulse duration, XCLKIN low as a percentage of tc(CI)  
Pulse duration, XCLKIN high as a percentage of tc(CI)  
45  
45  
55  
55  
%
%
(1)  
(1) This applies to the X1 pin also.  
The possible configuration modes are shown in Table 3-19.  
Table 6-9. XCLKOUT Switching Characteristics (PLL Bypassed or Enabled)(1) (2)  
NO.  
PARAMETER  
Cycle time, XCLKOUT  
MIN  
6.67  
10  
TYP  
MAX UNIT  
150-MHz device  
100-MHz device  
C1  
tc(XCO)  
ns  
C3  
C4  
C5  
C6  
tf(XCO)  
tr(XCO)  
tw(XCOL)  
tw(XCOH)  
tp  
Fall time, XCLKOUT  
2
2
ns  
ns  
Rise time, XCLKOUT  
Pulse duration, XCLKOUT low  
Pulse duration, XCLKOUT high  
PLL lock time  
H – 2  
H – 2  
H + 2  
ns  
ns  
H + 2  
(3)  
131072tc(OSCCLK)  
cycles  
(1) A load of 40 pF is assumed for these parameters.  
(2) H = 0.5tc(XCO)  
(3) OSCCLK is either the output of the on-chip oscillator or the output from an external oscillator.  
126  
Electrical Specifications  
Copyright © 2007–2012, Texas Instruments Incorporated  
Submit Documentation Feedback  
Product Folder Link(s): TMS320F28335 TMS320F28334 TMS320F28332 TMS320F28235 TMS320F28234  
TMS320F28232