TMS320F2809, TMS320F2808, TMS320F2806
TMS320F2802, TMS320F2801
TMS320C2802, TMS320C2801, and TMS320F2801x DSPs
SPRS230J – OCTOBER 2003 – REVISED SEPTEMBER 2007
6-1
6-2
6-3
6-4
6-5
6-6
6-7
6-8
6-9
6-10
6-11
6-12
6-13
6-14
6-15
6-16
6-17
6-18
6-19
6-20
6-21
6-22
6-23
6-24
6-25
....................................................................
Typical Operational Power Versus Frequency (F2808)
......................................................................
Emulator Connection Without Signal Buffering for the DSP
.................................................................
3.3-V Test Load Circuit
.........................................................................................................
Clock Timing
.....................................................................................................................
Power-on Reset
..................................................................................................................
Warm Reset
......................................................................................................................
Example of Effect of Writing Into PLLCR Register
..........................................................................
General-Purpose Output Timing
...............................................................................................
Sampling Mode
..................................................................................................................
General-Purpose Input Timing
.................................................................................................
IDLE Entry and Exit Timing
....................................................................................................
STANDBY Entry and Exit Timing Diagram
...................................................................................
HALT Wake-Up Using GPIOn
.................................................................................................
PWM Hi-Z Characteristics
......................................................................................................
ADCSOCAO or ADCSOCBO Timing
.........................................................................................
External Interrupt Timing
.......................................................................................................
SPI Master Mode External Timing (Clock Phase = 0)
......................................................................
SPI Master Mode External Timing (Clock Phase = 1)
......................................................................
SPI Slave Mode External Timing (Clock Phase = 0)
........................................................................
SPI Slave Mode External Timing (Clock Phase = 1)
........................................................................
ADC Power-Up Control Bit Timing
............................................................................................
ADC Analog Input Impedance Model
.........................................................................................
Sequential Sampling Mode (Single-Channel) Timing
.......................................................................
Simultaneous Sampling Mode Timing
........................................................................................
Typical Operational Current Versus Frequency (F2808)
List of Figures
5
TI [ TEXAS INSTRUMENTS ]
