欢迎访问ic37.com |
会员登录 免费注册
发布采购

TL16C752BPTR 参数 Datasheet PDF下载

TL16C752BPTR图片预览
型号: TL16C752BPTR
PDF下载: 下载PDF文件 查看货源
内容描述: 3.3 V双64字节FIFO的UART [3.3-V DUAL UART WITH 64-BYTE FIFO]
分类和应用: 微控制器和处理器串行IO控制器通信控制器外围集成电路先进先出芯片数据传输时钟
文件页数/大小: 36 页 / 503 K
品牌: TI [ TEXAS INSTRUMENTS ]
 浏览型号TL16C752BPTR的Datasheet PDF文件第27页浏览型号TL16C752BPTR的Datasheet PDF文件第28页浏览型号TL16C752BPTR的Datasheet PDF文件第29页浏览型号TL16C752BPTR的Datasheet PDF文件第30页浏览型号TL16C752BPTR的Datasheet PDF文件第32页浏览型号TL16C752BPTR的Datasheet PDF文件第33页浏览型号TL16C752BPTR的Datasheet PDF文件第34页浏览型号TL16C752BPTR的Datasheet PDF文件第35页  
TL16C752B  
3.3-V DUAL UART WITH 64-BYTE FIFO  
SLLS405A – DECEMBER 1999 – REVISED AUGUST 2000  
PRINCIPLES OF OPERATION  
Table 18. Transmission Control Register (TCR) Bit Settings  
BIT NO.  
3:0  
BIT SETTINGS  
RCV FIFO trigger level to halt transmission (0–60)  
RCV FIFO trigger level to resume transmission (0–60)  
7:4  
TCR trigger levels are available from 0–60 bytes with a granularity of four.  
NOTE:  
TCR can only be written to when EFR[4] = 1 and MCR[6] = 1. The programmer must program the  
TCR such that TCR[3:0] > TCR[7:4]. There is no built-in hardware check to make sure this condition  
is met. Also, the TCR must be programmed with this condition before Auto-RTS or software flow  
control is enabled to avoid spurious operation of the device.  
trigger level register (TLR)  
This 8-bit register is pulsed to store the transmit and received FIFO trigger levels used for DMA and interrupt  
generation. Trigger levels from 4–60 can be programmed with a granularity of 4. Table 19 shows trigger level  
register bit settings.  
Table 19. Trigger Level Register (TLR) Bit Settings  
BIT NO.  
3:0  
BIT SETTINGS  
Transmit FIFO trigger levels (4–60), number of spaces available  
RCV FIFO trigger levels (4–60), number of characters available  
7:4  
NOTE:  
TLR can only be written to when EFR[4] = 1 and MCR[6] = 1. If TLR[3:0] or TLR[7:4] are 0, the  
selectable trigger levels via the FIFO control register (FCR) are used for the transmit and receive  
FIFO trigger levels. Trigger levels from 4–60 bytes are available with a granularity of four. The TLR  
should be programmed for N/4, where N is the desired trigger level.  
When the trigger level setting in TLR is zero, TL16C752B uses the trigger level setting defined in FCR. If TLR  
has nonzero trigger level value, the trigger level defined in FCR is discarded. This applies to both transmit FIFO  
and receive FIFO trigger level setting.  
FIFO ready register  
The FIFO ready register provides real-time status of the transmit and receive FIFOs of both channels. Table  
20 shows the FIFO ready register bit settings. The trigger level mentioned below refers to the setting in either  
FCR (when TLR value is zero), or TLR (when it has a nonzero value).  
31  
POST OFFICE BOX 655303 DALLAS, TEXAS 75265  
 复制成功!