欢迎访问ic37.com |
会员登录 免费注册
发布采购

TAS5707 参数 Datasheet PDF下载

TAS5707图片预览
型号: TAS5707
PDF下载: 下载PDF文件 查看货源
内容描述: 具有EQ和DRC的20W立体声数字音频功率放大器 [20-W STEREO DIGITAL AUDIO POWER AMPLIFIER WITH EQ AND DRC]
分类和应用: 放大器功率放大器
文件页数/大小: 55 页 / 1219 K
品牌: TI [ TEXAS INSTRUMENTS ]
 浏览型号TAS5707的Datasheet PDF文件第34页浏览型号TAS5707的Datasheet PDF文件第35页浏览型号TAS5707的Datasheet PDF文件第36页浏览型号TAS5707的Datasheet PDF文件第37页浏览型号TAS5707的Datasheet PDF文件第39页浏览型号TAS5707的Datasheet PDF文件第40页浏览型号TAS5707的Datasheet PDF文件第41页浏览型号TAS5707的Datasheet PDF文件第42页  
TAS5707  
SLOS556NOVEMBER 2008........................................................................................................................................................................................... www.ti.com  
ERROR STATUS REGISTER (0x02)  
The error bits are sticky and are not cleared by the hardware. This means that the software must clear the  
register (write zeroes) and then read them to determine if they are persistent errors.  
Error Definitions:  
MCLK Error : MCLK frequency is changing. The number of MCLKs per LRCLK is changing.  
SCLK Error: The number of SCLKs per LRCLK is changing.  
LRCLK Error: LRCLK frequency is changing.  
Frame Slip: LRCLK phase is drifting with respect to internal Frame Sync.  
Table 5. Error Status Register (0x02)  
D7  
1
D6  
-
D5  
D4  
D3  
D2  
D1  
D0  
FUNCTION  
MCLK error  
1
0
PLL autolock error  
SCLK error  
1
1
LRCLK error  
Frame slip  
1
1
Over current, Over Temperature, Over voltage or Under voltage errors.  
Overtemperature warning (sets around 145°)  
1
(1)  
0
0
0
0
0
0
0
No errors  
(1) Default values are in bold.  
SYSTEM CONTROL REGISTER 1 (0x03)  
The system control register 1 has several functions:  
Bit D7:  
Bit D5:  
If 0, the dc-blocking filter for each channel is disabled.  
If 1, the dc-blocking filter (–3 dB cutoff <1 Hz) for each channel is enabled (default).  
If 0, use soft unmute on recovery from clock error. This is a slow recovery. Unmute takes same  
time as volume ramp defined in reg 0X0E.  
If 1, use hard unmute on recovery from clock error (default). This is a fast recovery, a single step  
volume ramp  
Bits D1–D0: Select de-emphasis  
Table 6. System Control Register 1 (0x03)  
D7  
0
1
D6  
0
D5  
0
1
D4  
0
D3  
0
D2  
0
D1  
0
0
1
1
D0  
0
1
0
1
FUNCTION  
PWM high-pass (dc blocking) disabled  
(1)  
PWM high-pass (dc blocking) enabled  
(1)  
Reserved  
Soft unmute on recovery from clock error  
(1)  
Hard unmute on recovery from clock error  
(1)  
Reserved  
(1)  
Reserved  
Reserved(1)  
(1)  
No de-emphasis  
Reserved  
De-emphasis for fS = 44.1 kHz  
De-emphasis for fS = 48 kHz  
(1) Default values are in bold.  
38  
Submit Documentation Feedback  
Copyright © 2008, Texas Instruments Incorporated  
Product Folder Link(s): TAS5707  
 复制成功!