TAS5706
www.ti.com
SLOS550A–DECEMBER 2007–REVISED DECEMBER 2007
SERIAL AUDIO PORTS SLAVE MODE
over recommended operating conditions (unless otherwise noted)
TEST
CONDITIONS
PARAMETER
MIN
TYP
MAX
UNIT
fSCLKIN
tsu1
Frequency, SCLK 32 × fS, 48 × fS, 64 × fS
Setup time, LRCLK to SCLK rising edge
Hold time, LRCLK from SCLK rising edge
Setup time, SDIN to SCLK rising edge
Hold time, SDIN from SCLK rising edge
LRCLK frequency
CL = 30 pF
1.024
10
12.288
MHz
ns
th1
10
ns
tsu2
10
ns
th2
10
ns
32
48
50%
50%
192
60%
60%
kHz
SCLK duty cycle
40%
40%
LRCLK duty cycle
SCLK
edges
SCLK rising edges between LRCLK rising edges
32
64
t(edge)
SCLK
period
LRCLK clock edge with respect to the falling edge of SCLK
–1/4
1/4
Figure 1. Slave Mode Serial Data Interface Timing
12
Submit Documentation Feedback
Copyright © 2007, Texas Instruments Incorporated
Product Folder Link(s): TAS5706
TI [ TEXAS INSTRUMENTS ]
