www.ti.com
......................................................................................................................................................................................................
SLOS559 – JUNE 2008
ELECTRICAL CHARACTERISTICS
DC Characteristics
T
A
= 25 °C, PVCC_X = 18 V, DVDD = AVDD = 3.3 V, R
L
= 8
Ω
(unless otherwise noted)
PARAMETER
V
OH
V
OL
High-level output voltage
Low-level output voltage
3.3-V TTL and 5-V tolerant
3.3-V TTL and 5-V tolerant
(1)
(1)
TEST CONDITIONS
I
OH
= –4 mA
I
OL
= 4 mA
V
I
= 0 V, DVDD = 3.6 V
V
I
= 0 V, DVDD = 3.6 V
V
I
= 3.6 V, DVDD = 3.6 V
V
I
= 3.6 V, DVDD = 3.6 V
V
I
= 5.5 V, DVDD = 3.6 V
Normal mode, 50% duty cycle
MIN
2.4
TYP MAX
0.5
±2
UNIT
V
V
I
IL
Low-level input current
LRCLK, SCLK, SDINx, MCLK,
GAIN_x, VREG_EN,
FORMATx, CONFIG_x
BKND_ERR, RESET, PDN,
MUTE
RESET, PDN, MUTE, GAIN_x,
BKND_ERR
µA
±50
±2
±50
±50
65
8
23
5
2.2
2.2
30
1
1
140
mΩ
140
80
16
33
10
4
4
60
100
100
mA
µA
µA
mA
mA
µA
I
IH
High-level input current
VREG_EN, FORMAT_x,
CONFIG_x, LRCLK, SCLK,
SDINx, MCLK
RESET, PDN, MUTE, LRCLK,
SCLK, SDINx, MCLK, GAIN_x
I
DD
Input digital supply current Supply voltage (DVDD, AVDD)
Power down (PDN = low)
Reset (RESET = low)
Normal mode, 50% duty cycle
I
GVDD
I
PVDD
I
PVDD
(PDN)
I
PVDD
(RESET)
Gate supply current per
GVDD_xx input
Input power supply current
Power-down current
Reset current
Drain-to-source
resistance, LS
Drain-to-source
resistance, HS
Undervoltage protection
limit
Undervoltage protection
limit
Overtemperature error
Extra temperature drop
required to recover from
error
Overload protection
counter
Overcurrent limit
protection
Overcurrent response
time
OC programming resistor
range
Internal pulldown resistor
at the output of each
half-bridge
Resistor tolerance = 5% for
typical value; the minimum
resistance should not be less
than 20 kΩ.
Connected when RESET is
active to provide bootstrap
capacitor charge.
f
PWM
= 384 kHz
R
OCP
= 22 kΩ
T
J
= 25°C, includes
metallization resistance
T
J
= 25°C, includes
metallization resistance
RESET = 0
PDN = 0
No load
No load, PDN = 0
No load, RESET = 0
r
DS(on)
I/O Protection
V
uvp
V
uvp,hyst
OTE
(2)
OTE
HYST (2)
OLPC
I
OC
I
OCT
PVDD falling
PVDD rising
9.2
9.6
150
30
1.25
4.5
150
V
V
°C
°C
ms
A
ns
R
OCP
20
22
kΩ
R
PD
(1)
(2)
3
kΩ
5-V tolerant inputs are PDN, RESET, MUTE, SCLK, LRCLK, MCLK, SDIN1, SDIN2, GAIN_0, and GAIN_1.
Specified by design.
Product Folder Link(s):
9
Copyright © 2008, Texas Instruments Incorporated