欢迎访问ic37.com |
会员登录 免费注册
发布采购

SN74LVC16245ADGGR 参数 Datasheet PDF下载

SN74LVC16245ADGGR图片预览
型号: SN74LVC16245ADGGR
PDF下载: 下载PDF文件 查看货源
内容描述: 具有三态输出的16位总线收发器 [16-BIT BUS TRANSCEIVER WITH 3-STATE OUTPUTS]
分类和应用: 总线收发器输出元件
文件页数/大小: 14 页 / 471 K
品牌: TI [ TEXAS INSTRUMENTS ]
 浏览型号SN74LVC16245ADGGR的Datasheet PDF文件第2页浏览型号SN74LVC16245ADGGR的Datasheet PDF文件第3页浏览型号SN74LVC16245ADGGR的Datasheet PDF文件第4页浏览型号SN74LVC16245ADGGR的Datasheet PDF文件第5页浏览型号SN74LVC16245ADGGR的Datasheet PDF文件第6页浏览型号SN74LVC16245ADGGR的Datasheet PDF文件第7页浏览型号SN74LVC16245ADGGR的Datasheet PDF文件第8页浏览型号SN74LVC16245ADGGR的Datasheet PDF文件第9页  
SCES062N − DECEMBER 1995 − REVISED DECEMBER 2003
SN74LVC16245A
16 BIT BUS TRANSCEIVER
WITH 3 STATE OUTPUTS
D
Member of the Texas Instruments
D
D
D
D
D
D
D
D
D
Widebus
Family
Operates From 1.65 V to 3.6 V
Inputs Accept Voltages to 5.5 V
Max t
pd
of 4 ns at 3.3 V
Typical V
OLP
(Output Ground Bounce)
<0.8 V at V
CC
= 3.3 V, T
A
= 25°C
Typical V
OHV
(Output V
OH
Undershoot)
>2 V at V
CC
= 3.3 V, T
A
= 25°C
Supports Mixed-Mode Signal Operation on
All Ports (5-V Input/Output Voltage With
3.3-V V
CC
)
I
off
Supports Partial-Power-Down Mode
Operation
Latch-Up Performance Exceeds 250 mA Per
JESD 17
ESD Protection Exceeds JESD 22
− 2000-V Human-Body Model (A114-A)
− 200-V Machine Model (A115-A)
− 1000-V Charged-Device Model (C101)
DGG, DGV, OR DL PACKAGE
(TOP VIEW)
description/ordering information
This 16-bit (dual-octal) noninverting bus
transceiver is designed for 1.65-V to 3.6-V V
CC
operation.
1DIR
1B1
1B2
GND
1B3
1B4
V
CC
1B5
1B6
GND
1B7
1B8
2B1
2B2
GND
2B3
2B4
V
CC
2B5
2B6
GND
2B7
2B8
2DIR
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
48
47
46
45
44
43
42
41
40
39
38
37
36
35
34
33
32
31
30
29
28
27
26
25
1OE
1A1
1A2
GND
1A3
1A4
V
CC
1A5
1A6
GND
1A7
1A8
2A1
2A2
GND
2A3
2A4
V
CC
2A5
2A6
GND
2A7
2A8
2OE
The SN74LVC16245A is designed for asynchronous communication between data buses. The control-function
implementation minimizes external timing requirements.
This device can be used as two 8-bit transceivers or one 16-bit transceiver. It allows data transmission from the
A bus to the B bus or from the B bus to the A bus, depending on the logic level at the direction-control (DIR)
input. The output-enable (OE) input can be used to disable the device so that the buses are effectively isolated.
To ensure the high-impedance state during power up or power down, OE should be tied to V
CC
through a pullup
resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.
ORDERING INFORMATION
TA
SSOP − DL
TSSOP − DGG
−40°C to 85°C
TVSOP − DGV
VFBGA − GQL
VFBGA − ZQL (Pb-free)
Tape and reel
PACKAGE†
Tube
Tape and reel
Tape and reel
Tape and reel
ORDERABLE
PART NUMBER
SN74LVC16245ADL
SN74LVC16245ADLR
SN74LVC16245ADGGR
SN74LVC16245ADGVR
SN74LVC16245AGQLR
SN74LVC16245AZQLR
LD245A
LVC16245A
LVC16245A
LD245A
TOP-SIDE
MARKING
† Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are
available at www.ti.com/sc/package.
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.
Widebus is a trademark of Texas Instruments.
PRODUCTION DATA information is current as of publication date.
Products conform to specifications per the terms of Texas Instruments
standard warranty. Production processing does not necessarily include
testing of all parameters.
Copyright
2003, Texas Instruments Incorporated
POST OFFICE BOX 655303
DALLAS, TEXAS 75265
1