欢迎访问ic37.com |
会员登录 免费注册
发布采购

SN74LV4053ADR 参数 Datasheet PDF下载

SN74LV4053ADR图片预览
型号: SN74LV4053ADR
PDF下载: 下载PDF文件 查看货源
内容描述: 三重2通道模拟多路复用器/多路解复用器 [TRIPLE 2-CHANNEL ANALOG MULTIPLEXERS/DEMULTIPLEXERS]
分类和应用: 解复用器
文件页数/大小: 20 页 / 555 K
品牌: TI [ TEXAS INSTRUMENTS ]
 浏览型号SN74LV4053ADR的Datasheet PDF文件第2页浏览型号SN74LV4053ADR的Datasheet PDF文件第3页浏览型号SN74LV4053ADR的Datasheet PDF文件第4页浏览型号SN74LV4053ADR的Datasheet PDF文件第5页浏览型号SN74LV4053ADR的Datasheet PDF文件第6页浏览型号SN74LV4053ADR的Datasheet PDF文件第7页浏览型号SN74LV4053ADR的Datasheet PDF文件第8页浏览型号SN74LV4053ADR的Datasheet PDF文件第9页  
ꢀꢁ ꢂꢃ ꢄꢅꢃ ꢆ ꢂ ꢇ ꢈꢉ ꢀꢁꢊ ꢃꢄꢅ ꢃꢆ ꢂꢇ ꢈ  
ꢋꢌ ꢍ ꢎ ꢄꢏ ꢐꢑꢒ ꢓꢈꢁꢁꢏ ꢄ ꢈꢁꢈ ꢄꢔ ꢕ ꢖ ꢗꢄꢋ ꢍꢎ ꢄꢏ ꢘꢏꢌꢀ ꢙꢚꢏ ꢖꢗ ꢄꢋ ꢍ ꢎꢄ ꢏꢘ ꢏ ꢌꢀ  
SCLS430K − MAY 1999 − REVISED APRIL 2005  
SN54LV4053A . . . J OR W PACKAGE  
SN74LV4053A . . . D, DB, DGV, N, NS, OR PW PACKAGE  
(TOP VIEW)  
D
D
2-V to 5.5-V V  
Operation  
CC  
Support Mixed-Mode Voltage Operation on  
All Ports  
1
2
3
4
5
6
7
8
16  
15  
14  
13  
12  
11  
10  
9
2Y1  
2Y0  
3Y1  
V
CC  
D
D
D
D
D
High On-Off Output-Voltage Ratio  
Low Crosstalk Between Switches  
Individual Switch Controls  
2-COM  
1-COM  
1Y1  
1Y0  
A
3-COM  
3Y0  
INH  
GND  
GND  
Extremely Low Input Current  
Latch-Up Performance Exceeds 250 mA Per  
JESD 17  
B
C
D
ESD Protection Exceeds JESD 22  
− 2000-V Human-Body Model (A114-A)  
− 200-V Machine Model (A115-A)  
SN74LV4053A . . . RGY PACKAGE  
(TOP VIEW)  
− 1000-V Charged-Device Model (C101)  
description/ordering information  
1
16  
These  
multiplexers/demultiplexers are designed for 2-V  
to 5.5-V V operation.  
triple  
2-channel  
CMOS  
analog  
2Y0  
3Y1  
15 2-COM  
2
3
4
5
6
7
14  
13  
12  
11  
10  
1-COM  
1Y1  
1Y0  
A
CC  
3-COM  
3Y0  
The ’LV4053A devices handle both analog and  
digital signals. Each channel permits signals with  
amplitudes up to 5.5 V (peak) to be transmitted in  
either direction.  
INH  
GND  
B
8
9
Applications include signal gating, chopping,  
modulation or demodulation (modem), and signal  
multiplexing  
for  
analog-to-digital  
and  
digital-to-analog conversion systems.  
ORDERING INFORMATION  
ORDERABLE  
PART NUMBER  
TOP-SIDE  
MARKING  
PACKAGE  
T
A
PDIP − N  
Tube of 25  
SN74LV4053AN  
SN74LV4053AN  
LW053A  
QFN − RGY  
Reel of 1000  
Tube of 40  
SN74LV4053ARGYR  
SN74LV4053AD  
SOIC − D  
LV4053A  
Reel of 2500  
Reel of 2000  
Reel of 2000  
Tube of 90  
SN74LV4053ADR  
SN74LV4053ANSR  
SN74LV4053ADBR  
SN74LV4053APW  
SN74LV4053APWR  
SN74LV4053APWT  
SN74LV4053ADGVR  
SNJ54LV4053AJ  
SOP − NS  
74LV4053A  
LW053A  
−40°C to 85°C  
SSOP − DB  
Reel of 2000  
Reel of 250  
Reel of 2000  
Tube of 25  
TSSOP − PW  
LW053A  
TVSOP − DGV  
CDIP − J  
LW053A  
SNJ54LV4053AJ  
SNJ54LV4053AW  
−55°C to 125°C  
CFP − W  
Tube of 150  
SNJ54LV4053AW  
Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines  
are available at www.ti.com/sc/package.  
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of  
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.  
Copyright 2005, Texas Instruments Incorporated  
ꢗ ꢁ ꢄꢏꢀꢀ ꢔ ꢋꢓ ꢏꢌꢛ ꢍꢀ ꢏ ꢁ ꢔꢋꢏꢚ ꢜꢝ ꢞꢟ ꢠꢡꢢ ꢣꢤꢥ ꢦꢜ ꢢꢡ ꢦꢜꢧ ꢞꢦꢟ ꢎꢌ ꢔ ꢚ ꢗ ꢒꢋ ꢍꢔ ꢁ  
ꢪꢧ ꢩ ꢧ ꢤ ꢥ ꢜ ꢥ ꢩ ꢟ ꢭ  
1
POST OFFICE BOX 655303 DALLAS, TEXAS 75265