欢迎访问ic37.com |
会员登录 免费注册
发布采购

SN74LV14APWR 参数 Datasheet PDF下载

SN74LV14APWR图片预览
型号: SN74LV14APWR
PDF下载: 下载PDF文件 查看货源
内容描述: 六角施密特触发反相器 [HEX SCHMITT-TRIGGER INVERTERS]
分类和应用:
文件页数/大小: 16 页 / 647 K
品牌: TI [ TEXAS INSTRUMENTS ]
 浏览型号SN74LV14APWR的Datasheet PDF文件第2页浏览型号SN74LV14APWR的Datasheet PDF文件第3页浏览型号SN74LV14APWR的Datasheet PDF文件第4页浏览型号SN74LV14APWR的Datasheet PDF文件第5页浏览型号SN74LV14APWR的Datasheet PDF文件第6页浏览型号SN74LV14APWR的Datasheet PDF文件第7页浏览型号SN74LV14APWR的Datasheet PDF文件第8页浏览型号SN74LV14APWR的Datasheet PDF文件第9页  
SN54LV14A, SN74LV14A
HEX SCHMITT TRIGGER INVERTERS
SCLS386J − SEPTEMBER 1997 − REVISED APRIL 2005
D
2-V to 5.5-V V
CC
Operation
D
Max t
pd
of 10 ns at 5 V
D
Typical V
OLP
(Output Ground Bounce)
D
D
<0.8 V at V
CC
= 3.3 V, T
A
= 25°C
Typical V
OHV
(Output V
OH
Undershoot)
>2.3 V at V
CC
= 3.3 V, T
A
= 25°C
Support Mixed-Mode Voltage Operation on
All Ports
D
I
off
Supports Partial-Power-Down Mode
D
D
Operation
Latch-Up Performance Exceeds 250 mA Per
JESD 17
ESD Protection Exceeds JESD 22
− 2000-V Human-Body Model (A114-A)
− 200-V Machine Model (A115-A)
− 1000-V Charged-Device Model (C101)
SN54LV14A . . . FK PACKAGE
(TOP VIEW)
GND
NC − No internal connection
description/ordering information
These hex Schmitt-trigger inverters are designed for 2-V to 5.5-V V
CC
operation.
The ’LV14A devices contain six independent inverters. These devices perform the Boolean function Y = A.
These devices are fully specified for partial-power-down applications using I
off
. The I
off
circuitry disables the
outputs, preventing damaging current backflow through the devices when they are powered down.
ORDERING INFORMATION
TA
PACKAGE†
QFN − RGY
SOIC − D
SOP − NS
−40 C 85°C
−40°C to 85 C
SSOP − DB
Reel of 1000
Tube of 50
Reel of 2500
Reel of 2000
Reel of 2000
Tube of 90
TSSOP − PW
TVSOP − DGV
CDIP − J
−55°C to 125 C
−55 C 125°C
CFP − W
LCCC − FK
Reel of 2000
Reel of 250
Reel of 2000
Tube of 25
Tube of 150
Tube of 55
ORDERABLE
PART NUMBER
SN74LV14ARGYR
SN74LV14AD
SN74LV14ADR
SN74LV14ANSR
SN74LV14ADBR
SN74LV14APW
SN74LV14APWR
SN74LV14APWT
SN74LV14ADGVR
SNJ54LV14AJ
SNJ54LV14AW
SNJ54LV14AFK
LV14A
SNJ54LV14AJ
SNJ54LV14AW
SNJ54LV14AFK
LV14A
LV14A
74LV14A
LV14A
TOP-SIDE
MARKING
LV14A
† Package drawings, standard packing quantities, thermal data, symbolization, and PCB design
guidelines are available at www.ti.com/sc/package.
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.
UNLESS OTHERWISE NOTED this document contains PRODUCTION
DATA information current as of publication date. Products conform to
specifications per the terms of Texas Instruments standard warranty.
Production processing does not necessarily include testing of all
parameters.
POST OFFICE BOX 655303
Copyright
2005, Texas Instruments Incorporated
DALLAS, TEXAS 75265
3Y
GND
NC
4Y
4A
1A
1Y
2A
2Y
3A
3Y
GND
1
2
3
4
5
6
7
14
13
12
11
10
9
8
V
CC
6A
6Y
5A
5Y
4A
4Y
1
14
13
6A
12
6Y
11
5A
10
5Y
9
4A
V
CC
1A
1Y
1A
NC
V
CC
6A
2A
NC
2Y
NC
3A
4
5
6
7
8
3 2 1 20 19
18
17
16
15
14
9 10 11 12 13
SN54LV14A . . . J OR W PACKAGE
SN74LV14A . . . D, DB, DGV, NS,
OR PW PACKAGE
(TOP VIEW)
SN74LV14A . . . RGY PACKAGE
(TOP VIEW)
1Y
2A
2Y
3A
3Y
2
3
4
5
6
7
8
6Y
NC
5A
NC
5Y
4Y
1