欢迎访问ic37.com |
会员登录 免费注册
发布采购

SN74LS244N 参数 Datasheet PDF下载

SN74LS244N图片预览
型号: SN74LS244N
PDF下载: 下载PDF文件 查看货源
内容描述: 八路缓冲器并用3态输出线路驱动器 [OCTAL BUFFERS AND LINE DRIVERS WITH 3-STATE OUTPUTS]
分类和应用: 总线驱动器总线收发器逻辑集成电路光电二极管输出元件
文件页数/大小: 16 页 / 247 K
品牌: TI [ TEXAS INSTRUMENTS ]
 浏览型号SN74LS244N的Datasheet PDF文件第6页浏览型号SN74LS244N的Datasheet PDF文件第7页浏览型号SN74LS244N的Datasheet PDF文件第8页浏览型号SN74LS244N的Datasheet PDF文件第9页浏览型号SN74LS244N的Datasheet PDF文件第11页浏览型号SN74LS244N的Datasheet PDF文件第12页浏览型号SN74LS244N的Datasheet PDF文件第13页浏览型号SN74LS244N的Datasheet PDF文件第14页  
SN54LS240, SN54LS241, SN54LS244, SN54S240, SN54S241, SN54S244
SN74LS240, SN74LS241, SN74LS244, SN74S240, SN74S241, SN74S244
OCTAL BUFFERS AND LINE DRIVERS WITH 3-STATE OUTPUTS
SDLS144B – APRIL 1985 – REVISED FEBRUARY 2002
PARAMETER MEASUREMENT INFORMATION
SERIES 54LS/74LS DEVICES
VCC
Test
Point
VCC
VCC
RL
From Output
Under Test
CL
(see Note A)
RL
(see Note B)
From Output
Under Test
CL
(see Note A)
Test
Point
S2
Test
Point
RL
S1
(see Note B)
5 kΩ
From Output
Under Test
CL
(see Note A)
LOAD CIRCUIT
FOR 2-STATE TOTEM-POLE OUTPUTS
High-Level
Pulse
LOAD CIRCUIT
FOR OPEN-COLLECTOR OUTPUTS
Timing
Input
tsu
1.3 V
Data
Input
1.3 V
LOAD CIRCUIT
FOR 3-STATE OUTPUTS
3V
1.3 V
0V
th
3V
1.3 V
0V
VOLTAGE WAVEFORMS
SETUP AND HOLD TIMES
1.3 V
tw
1.3 V
Low-Level
Pulse
1.3 V
VOLTAGE WAVEFORMS
PULSE DURATIONS
Output
Control
(low-level
enabling)
tPZL
Waveform 1
(see Notes C
and D)
tPZH
VOH
1.3 V
1.3 V
VOL
VOLTAGE WAVEFORMS
PROPAGATION DELAY TIMES
Waveform 2
(see Notes C
and D)
3V
1.3 V
1.3 V
0V
tPLZ
≈1.5
V
VOL
tPHZ
VOH
1.3 V
VOH – 0.3 V
≈1.5
V
VOL + 0.3 V
3V
Input
1.3 V
1.3 V
0V
tPLH
In-Phase
Output
(see Note D)
tPHL
Out-of-Phase
Output
(see Note D)
1.3 V
tPHL
VOH
1.3 V
VOL
tPLH
1.3 V
VOLTAGE WAVEFORMS
ENABLE AND DISABLE TIMES, 3-STATE OUTPUTS
NOTES: A. CL includes probe and jig capacitance.
B. All diodes are 1N3064 or equivalent.
C. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control.
Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
D. S1 and S2 are closed for tPLH, tPHL, tPHZ, and tPLZ; S1 is open and S2 is closed for tPZH; S1 is closed and S2 is open for tPZL.
E. Phase relationships between inputs and outputs have been chosen arbitrarily for these examples.
F. All input pulses are supplied by generators having the following characteristics: PRR
1 MHz, ZO
50
Ω,
tr
15 ns, tf
6 ns.
G. The outputs are measured one at a time with one input transition per measurement.
Figure 1. Load Circuits and Voltage Waveforms
10
POST OFFICE BOX 655303
DALLAS, TEXAS 75265