SN54HC02, SN74HC02
QUADRUPLE 2-INPUT POSITIVE-NOR GATES
SCLS076B – DECEMBER 1982 – REVISED MAY 1997
D
Package Options Include Plastic
Small-Outline (D), Shrink Small-Outline
(DB), Thin Shrink Small-Outline (PW), and
Ceramic Flat (W) Packages, Ceramic Chip
Carriers (FK), and Standard Plastic (N) and
Ceramic (J) 300-mil DIPs
SN54HC02 . . . J OR W PACKAGE
SN74HC02 . . . D, DB, N, OR PW PACKAGE
(TOP VIEW)
description
These devices contain four independent 2-input
NOR gates. They perform the Boolean function
Y = A + B or Y = A
•
B in positive logic.
The SN54HC02 is characterized for operation
over the full military temperature range of –55°C
to 125°C. The SN74HC02 is characterized for
operation from –40°C to 85°C.
FUNCTION TABLE
(each gate)
INPUTS
A
H
X
L
B
X
H
L
OUTPUT
Y
L
L
H
1Y
1A
1B
2Y
2A
2B
GND
1
2
3
4
5
6
7
14
13
12
11
10
9
8
V
CC
4Y
4B
4A
3Y
3B
3A
SN54HC02 . . . FK PACKAGE
(TOP VIEW)
1A
1Y
NC
V
CC
4Y
1B
NC
2Y
NC
2A
4
5
6
7
8
3 2 1 20 19
18
17
16
15
14
9 10 11 12 13
4B
NC
4A
NC
3Y
logic symbol
†
1A
1B
2A
2B
3A
3B
4A
4B
2
3
5
6
8
9
11
12
≥1
NC – No internal connection
1
1Y
4
2Y
10
3Y
13
4Y
† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.
Pin numbers shown are for the D, DB, J, N, PW, and W packages.
logic diagram (positive logic)
A
B
Y
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.
Copyright
©
1997, Texas Instruments Incorporated
PRODUCTION DATA information is current as of publication date.
Products conform to specifications per the terms of Texas Instruments
standard warranty. Production processing does not necessarily include
testing of all parameters.
POST OFFICE BOX 655303
•
DALLAS, TEXAS 75265
2B
GND
NC
3A
3B
1
TI [ TEXAS INSTRUMENTS ]
