SLLS373K – JULY 1999 – REVISED NOVEMBER 2008....................................................................................................................................................
www.ti.com
These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam
during storage or handling to prevent electrostatic damage to the MOS gates.
DESCRIPTION CONTINUED
When the SN65LVDS1 is used with an LVDS receiver (such as the SN65LVDT2) in a point-to-point connection,
data or clocking signals can be transmitted over printed-circuit-board traces or cables at very high rates with very
low electromagnetic emissions and power consumption. The packaging, low power, low EMI, high ESD
tolerance, and wide supply voltage range make the device ideal for battery-powered applications.
The SN65LVDS1, SN65LVDS2, and SN65LVDT2 are characterized for operation from –40°C to 85°C.
FUNCTION TABLES
DRIVER
INPUT
D
H
L
Open
OUTPUTS
Y
H
L
L
Z
L
H
H
RECEIVER
INPUTS
V
ID
= V
A
− V
B
V
ID
≥
100 mV
−100 mV < V
ID
< 100 mV
V
ID
≤
−100 mV
Open
H = high level, L = low level , ? = indeterminate
OUTPUT
R
H
?
L
H
DRIVER EQUIVALENT INPUT AND OUTPUT SCHEMATIC DIAGRAMS
V
CC
V
CC
50
Ω
D Input
10 kΩ
5
Ω
Y or Z
Output
7V
300 kΩ
7V
2
Copyright © 1999–2008, Texas Instruments Incorporated
Product Folder Link(s):
TI [ TEXAS INSTRUMENTS ]
