欢迎访问ic37.com |
会员登录 免费注册
发布采购

SA555DRE4 参数 Datasheet PDF下载

SA555DRE4图片预览
型号: SA555DRE4
PDF下载: 下载PDF文件 查看货源
内容描述: 精密定时器 [PRECISION TIMERS]
分类和应用: 模拟波形发生功能信号电路光电二极管
文件页数/大小: 24 页 / 405 K
品牌: TI [ TEXAS INSTRUMENTS ]
 浏览型号SA555DRE4的Datasheet PDF文件第5页浏览型号SA555DRE4的Datasheet PDF文件第6页浏览型号SA555DRE4的Datasheet PDF文件第7页浏览型号SA555DRE4的Datasheet PDF文件第8页浏览型号SA555DRE4的Datasheet PDF文件第10页浏览型号SA555DRE4的Datasheet PDF文件第11页浏览型号SA555DRE4的Datasheet PDF文件第12页浏览型号SA555DRE4的Datasheet PDF文件第13页  
NA555, NE555, SA555, SE555  
PRECISION TIMERS  
www.ti.com  
SLFS022FSEPTEMBER 1973REVISED JUNE 2006  
APPLICATION INFORMATION  
Monostable Operation  
For monostable operation, any of these timers can be connected as shown in Figure 9. If the output is low,  
application of a negative-going pulse to the trigger (TRIG) sets the flip-flop (Q goes low), drives the output high,  
and turns off Q1. Capacitor C then is charged through RA until the voltage across the capacitor reaches the  
threshold voltage of the threshold (THRES) input. If TRIG has returned to a high level, the output of the  
threshold comparator resets the flip-flop (Q goes high), drives the output low, and discharges C through Q1.  
V
CC  
(5 V to 15 V)  
5
8
R
A
CONT  
V
R
L
CC  
4
7
RESET  
DISCH  
3
OUT  
Output  
6
2
THRES  
TRIG  
Input  
GND  
1
Pin numbers shown are for the D, JG, P, PS, and PW packages.  
Figure 9. Circuit for Monostable Operation  
Monostable operation is initiated when TRIG voltage falls below the trigger threshold. Once initiated, the  
sequence ends only if TRIG is high at the end of the timing interval. Because of the threshold level and  
saturation voltage of Q1, the output pulse duration is approximately tw = 1.1RAC. Figure 11 is a plot of the time  
constant for various values of RA and C. The threshold levels and charge rates both are directly proportional to  
the supply voltage, VCC. The timing interval is, therefore, independent of the supply voltage, so long as the  
supply voltage is constant during the time interval.  
Applying a negative-going trigger pulse simultaneously to RESET and TRIG during the timing interval discharges  
C and reinitiates the cycle, commencing on the positive edge of the reset pulse. The output is held low as long  
as the reset pulse is low. To prevent false triggering, when RESET is not used, it should be connected to VCC  
.
9
Submit Documentation Feedback