欢迎访问ic37.com |
会员登录 免费注册
发布采购

RM46L450PGET 参数 Datasheet PDF下载

RM46L450PGET图片预览
型号: RM46L450PGET
PDF下载: 下载PDF文件 查看货源
内容描述: RM46Lx50 16位/ 32位RISC闪存微控制器 [RM46Lx50 16/32-Bit RISC Flash Microcontroller]
分类和应用: 闪存微控制器
文件页数/大小: 172 页 / 2534 K
品牌: TI [ TEXAS INSTRUMENTS ]
 浏览型号RM46L450PGET的Datasheet PDF文件第111页浏览型号RM46L450PGET的Datasheet PDF文件第112页浏览型号RM46L450PGET的Datasheet PDF文件第113页浏览型号RM46L450PGET的Datasheet PDF文件第114页浏览型号RM46L450PGET的Datasheet PDF文件第116页浏览型号RM46L450PGET的Datasheet PDF文件第117页浏览型号RM46L450PGET的Datasheet PDF文件第118页浏览型号RM46L450PGET的Datasheet PDF文件第119页  
RM46L450  
RM46L850  
www.ti.com  
SPNS184 SEPTEMBER 2012  
4.21.6 Advanced JTAG Security Module  
This device includes a an Advanced JTAG Security Module (AJSM). which provides maximum security to  
the device’s memory content by allowing users to secure the device after programming.  
Flash Module Output  
OTP Contents  
(example)  
. . .  
. . .  
H
L
H
L
H
L
L
H
Unlock By Scan  
Register  
H
H
L
L
Internal Tie-Offs  
(example only)  
L
L
H
H
UNLOCK  
128-bit comparator  
Internal Tie-Offs  
(example only)  
H
L
L
H
H
L
L
H
Figure 4-22. AJSM Unlock  
The device is unsecure by default by virtue of a 128-bit visible unlock code programmed in the OTP  
address 0xF0000000.The OTP contents are XOR-ed with the "Unlock By Scan" register contents. The  
outputs of these XOR gates are again combined with a set of secret internal tie-offs. The output of this  
combinational logic is compared against a secret hard-wired 128-bit value. A match results in the  
UNLOCK signal being asserted, so that the device is now unsecure.  
A user can secure the device by changing at least one bit in the visible unlock code from 1 to 0. Changing  
a 0 to 1 is not possible since the visible unlock code is stored in the One Time Programmable (OTP) flash  
region. Also, changing all the 128 bits to zeros is not a valid condition and will permanently secure the  
device.  
Once secured, a user can unsecure the device by scanning an appropriate value into the "Unlock By  
Scan" register of the AJSM module. This register is accessible by configuring an IR value of 0b1011 on  
the AJSM TAP. The value to be scanned is such that the XOR of the OTP contents and the Unlock-By-  
Scan register contents results in the original visible unlock code.  
The Unlock-By-Scan register is reset only upon asserting power-on reset (nPORRST).  
A secure device only permits JTAG accesses to the AJSM scan chain via the Secondary Tap # 2 of the  
ICEPick module. All other secondary taps, test taps and the boundary scan interface are not accessible in  
this state.  
Copyright © 2012, Texas Instruments Incorporated  
System Information and Electrical Specifications  
Submit Documentation Feedback  
Product Folder Links: RM46L450 RM46L850  
115  
 复制成功!