MSP430F673x
MSP430F672x
SLAS731A –DECEMBER 2011–REVISED APRIL 2012
www.ti.com
Port P3, P3.4 to P3.7 , Input/Output With Schmitt Trigger (MSP430F67xxIPZ Only)
S39 to S37
LCDS39 to LCDS37
Pad Logic
P3REN.x
P3MAP.x = PMAP_ANALOG
DVSS
DVCC
0
1
1
P3DIR.x
0
1
Direction
0: Input
1: Output
from Port Mapping
P3OUT.x
0
1
from Port Mapping
P3.4/PM_SDCLK/S39
P3.5/PM_SD0DIO/S38
P3.6/PM_SD1DIO/S37
P3.7/PM_SD2DIO/S36
P3DS.x
0: Low drive
1: High drive
P3SEL.x
P3IN.x
Bus
Keeper
EN
D
to Port Mapping
Table 70. Port P3 (P3.4 to P3.7) Pin Functions (MSP430F67xxIPZ Only)
CONTROL BITS/SIGNALS(1)
PIN NAME (P3.x)
x
FUNCTION
P3DIR.x
I: 0; O: 1
X
P3SEL.x
P3MAPx
X
LCDS39...36
P3.4/PM_SDCLK/S39
4
P3.4 (I/O)
SDCLK
0
1
0
0
default
Output driver and input Schmitt
trigger disabled
X
1
= 31
0
S39
X
I: 0; O: 1
X
X
0
1
X
X
1
0
0
P3.5/PM_SD0DIO/S38
P3.6/PM_SD1DIO/S37
P3.7/PM_SD2DIO/S36
5
6
7
P3.5 (I/O)
SD0DIO
default
Output driver and input Schmitt
trigger disabled
X
1
= 31
0
S38
X
I: 0; O: 1
X
X
0
1
X
X
1
0
0
P3.6 (I/O)
SD1DIO
default
Output driver and input Schmitt
trigger disabled
X
1
= 31
0
S37
X
I: 0; O: 1
X
X
0
1
X
X
1
0
0
P3.7 (I/O)
SD2DIO
default
Output driver and input Schmitt
trigger disabled
X
X
1
= 31
X
0
1
S36
X
(1) X = Don't care
90
Submit Documentation Feedback
Copyright © 2011–2012, Texas Instruments Incorporated
TI [ TEXAS INSTRUMENTS ]
