欢迎访问ic37.com |
会员登录 免费注册
发布采购

LP3982IMM-ADJ/NOPB 参数 Datasheet PDF下载

LP3982IMM-ADJ/NOPB图片预览
型号: LP3982IMM-ADJ/NOPB
PDF下载: 下载PDF文件 查看货源
内容描述: [暂无描述]
分类和应用: 稳压器
文件页数/大小: 23 页 / 950 K
品牌: TI [ TEXAS INSTRUMENTS ]
 浏览型号LP3982IMM-ADJ/NOPB的Datasheet PDF文件第5页浏览型号LP3982IMM-ADJ/NOPB的Datasheet PDF文件第6页浏览型号LP3982IMM-ADJ/NOPB的Datasheet PDF文件第7页浏览型号LP3982IMM-ADJ/NOPB的Datasheet PDF文件第8页浏览型号LP3982IMM-ADJ/NOPB的Datasheet PDF文件第10页浏览型号LP3982IMM-ADJ/NOPB的Datasheet PDF文件第11页浏览型号LP3982IMM-ADJ/NOPB的Datasheet PDF文件第12页浏览型号LP3982IMM-ADJ/NOPB的Datasheet PDF文件第13页  
LP3982  
www.ti.com  
SNVS185D FEBRUARY 2002REVISED APRIL 2013  
LOOP  
GAIN  
-
R
O
V
REF  
+
C
L
R
L
Figure 18. Simplified Model of Regulator Loop Gain Components  
Figure 18 shows a basic model for the linear regulator that helps describe what happens to the output signal as it  
is processed through its feedback loop; that is, describe its loop gain (LG). The LG includes two main transfer  
functions: the error amplifier and the load. The error amplifier provides voltage gain and a dominant pole, while  
the load provides a zero and a pole. The LG of the model in Figure 18 is described by the following equation:  
A
1 + jω (ESR x C )  
O
L
(jω)  
LG  
=
*
ω
1 + jω ((ESR + R // R ) C )  
L
O
L
1 + j  
ω
POLE  
(3)  
The first term of the above equation expresses the voltage gain (numerator) and a single pole role-off  
(denominator) of the error amplifier. The second term expresses the zero (numerator) and pole (denominator) of  
the load in combination with the RO of the regulator.  
Figure 19 shows a Bode plot that represents a case where the zero contributed by the load is too high to cancel  
the effect of the pole contributed by the load and RO. The solid line illustrates the loop gain while the dashed line  
illustrates the corresponding phase shift. Notice that the phase shift at unity gain is a total 360° -the criteria for  
oscillation.  
ERROR AMP  
POLE: Z  
POLE  
-180°  
LOAD POLE  
1/(2S (ESR + R // R )C )  
O
L
L
0 dB  
-360°  
LOAD ZERO  
1/(2S (ESR x C )  
L
Figure 19. Loop Gain Bode Plot Illustrating Inadequately High Zero for Stability Compensation  
The LP3982 generates an internal zero that makes up for the inadequately high zero of the low ESR ceramic  
output capacitor. This internally generated zero is strategically placed to provide positive phase shift near unity  
gain, thus providing a stable phase margin.  
No-Load Stability  
The LP3982 remains stable during no-load conditions, a necessary feature for CMOS RAM keep-alive  
applications.  
Copyright © 2002–2013, Texas Instruments Incorporated  
Submit Documentation Feedback  
9
Product Folder Links: LP3982