www.ti.com...............................................................................................................................................................
SLLS983A – JUNE 2009 – REVISED JULY 2009
DEVICE SWITCHING CHARACTERISTICS
over recommended operating conditions (unless otherwise noted)
PARAMETER
t
loop1
t
loop2
Total loop delay, driver input to receiver output, Recessive to
Dominant
Total loop delay, driver input to receiver output, Dominant to
Recessive
TEST CONDITIONS
See
See
MIN
112
112
TYP
150
150
MAX
210
210
UNIT
ns
ns
DRIVER ELECTRICAL CHARACTERISTICS
over recommended operating conditions (unless otherwise noted)
PARAMETER
V
O(D)
V
O(R)
Bus output voltage (Dominant)
Bus output voltage (Recessive)
CANH
CANL
TEST CONDITIONS
See
and
V
I
= 0 V, R
L
= 60Ω
See
and
V
I
= 2 V, R
L
= 60Ω
See
and
V
I
= 0 V,
R
L
= 60Ω
See
and
V
I
= 0 V,
R
L
= 45Ω, Vcc > 4.8V
See
and
V
I
= 3 V, R
L
= 60Ω
V
I
= 3 V, No Load
See
V
I
at 2 V
V
I
at 0.8 V
V
CC1
, V
CC2
at 0 V, TXD at 5 V
See
V
CANH
= –12 V, CANL Open
I
OS(ss)
Short-circuit steady-state output current
See
V
CANH
= 12 V, CANL Open
See
V
CANL
=–12 V, CANH Open
See
V
CANL
= 12 V, CANH Open
C
O
CMTI
Output capacitance
Common-mode transient immunity
See receiver input capacitance
See
V
I
= V
CC
or 0 V
25
50
kV/µs
–1
–105
–72
0.36
–0.5
71
105
1
mA
–5
10
MIN
2.9
0.8
2
1.5
1.4
–0.12
–0.5
2
2.3
0.3
5
TYP
3.5
1.2
2.3
MAX
4.5
1.5
3
3
V
3
0.012
0.05
3
V
V
µA
µA
µA
UNIT
V
V
V
OD(D)
Differential output voltage (Dominant)
V
OD(R)
V
OC(D)
V
OC(pp)
I
IH
I
IL
I
O(off)
Differential output voltage (Recessive)
Common-mode output voltage (Dominant)
Peak-to-peak common-mode output voltage
High-level input current, TXD input
Low-level input current, TXD input
Power-off TXD leakage current
DRIVER SWITCHING CHARACTERISTICS
over recommended operating conditions (unless otherwise noted)
PARAMETER
t
PLH
t
PHL
t
r
t
f
t
dom
Propagation delay time, recessive-to-dominant output
Propagation delay time, dominant-to-recessive output
Differential output signal rise time
Differential output signal fall time
Dominant time-out
↓
C
L
=100 pF, See
300
See
TEST CONDITIONS
MIN
31
25
TYP
74
44
20
20
450
MAX
110
75
50
50
700
µs
ns
UNIT
Copyright © 2009, Texas Instruments Incorporated
Product Folder Link(s):
3
TI [ TEXAS INSTRUMENTS ]
