DS90LV032A
www.ti.com
SNLS011C –JULY 1999–REVISED APRIL 2013
Switching Characteristics
Over Supply Voltage and Operating Temperature ranges, unless otherwise specified.
(1) (2) (3) (4)
Symbol
tPHLD
tPLHD
tSKD1
tSKD2
tSKD3
tSKD4
tTLH
Parameter
Conditions
CL = 10 pF
Min
1.8
1.8
0
Typ
Max
3.3
3.3
0.35
0.5
1.0
1.5
1.2
1.2
12
Units
ns
Differential Propagation Delay High to Low
Differential Propagation Delay Low to High
VID = 200 mV
ns
(5)
Differential Pulse Skew |tPHLD − tPLHD
|
(Figure 1 and Figure 2)
0.1
0.1
ns
(3)
Differential Channel-to-Channel Skew-same device
0
ns
(4)
Differential Part to Part Skew
ns
(6)
Differential Part to Part Skew
ns
Rise Time
0.35
0.35
8
ns
tTHL
Fall Time
ns
tPHZ
Disable Time High to Z
Disable Time Low to Z
Enable Time Z to High
Enable Time Z to Low
RL = 2 kΩ
ns
tPLZ
CL = 10 pF
6
12
ns
tPZH
(Figure 3 and Figure 4)
11
17
ns
tPZL
11
17
ns
(7)
fMAX
Maximum Operating Frequency
All Channels Switching
200
250
MHz
(1) All typicals are given for: VCC = +3.3V, TA = +25°C.
(2) Generator waveform for all tests unless otherwise specified: f = 1 MHz, ZO = 50Ω, tr and tf (0% to 100%) ≤ 3 ns for RIN
.
(3) tSKD2, Channel-to-Channel Skew, is defined as the difference between the propagation delay of one channel and that of the others on
the same chip with any event on the inputs.
(4) tSKD3, part to part skew, is the differential channel-to-channel skew of any event between devices. This specification applies to devices
at the same VCC, and within 5°C of each other within the operating temperature range.
(5) tSKD1 is the magnitude difference in differential propagation delay time between the positive going edge and the negative going edge of
the same channel
(6) tSKD4, part to part skew, is the differential channel-to-channel skew of any event between devices. This specification applies to devices
over recommended operating temperature and voltage ranges, and across process distribution. tSKD4 is defined as |Max − Min|
differential propagation delay.
(7) fMAX generator input conditions: tr = tf < 1ns (0% to 100%), 50% duty cycle, differential (1.05V to 1.35V peak to peak). Output Criteria:
60%/40% duty cycle, VOL (max 0.4V), VOH (min 2.7V), Load = 10 pF (stray plus probes)
PARAMETER MEASUREMENT INFORMATION
Figure 1. Receiver Propagation Delay and Transition Time Test Circuit
Figure 2. Receiver Propagation Delay and Transition Time Waveforms
Copyright © 1999–2013, Texas Instruments Incorporated
Submit Documentation Feedback
5
Product Folder Links: DS90LV032A