DS90CR285, DS90CR286
www.ti.com
SNLS130C –MARCH 1999–REVISED MARCH 2013
C—Setup and Hold Time (Internal data sampling window) defined by Rspos (receiver input strobe position) min and
max
Tppos—Transmitter output pulse position (min and max)
RSKM ≥ Cable Skew (type, length) + Source Clock Jitter (cycle to cycle) + ISI (Inter-symbol interference)
Cable Skew—typically 10 ps–40 ps per foot, media dependent
(1) Cycle-to-cycle jitter is less than 250 ps
(2) ISI is dependent on interconnect length; may be zero
Figure 22. Receiver LVDS Input Skew Margin
Copyright © 1999–2013, Texas Instruments Incorporated
Submit Documentation Feedback
13
Product Folder Links: DS90CR285 DS90CR286