欢迎访问ic37.com |
会员登录 免费注册
发布采购

DS90C031TMX/NOPB 参数 Datasheet PDF下载

DS90C031TMX/NOPB图片预览
型号: DS90C031TMX/NOPB
PDF下载: 下载PDF文件 查看货源
内容描述: [LVDS Quad CMOS Differential Line Driver 16-SOIC -40 to 85]
分类和应用: 驱动器
文件页数/大小: 19 页 / 1007 K
品牌: TI [ TEXAS INSTRUMENTS ]
 浏览型号DS90C031TMX/NOPB的Datasheet PDF文件第2页浏览型号DS90C031TMX/NOPB的Datasheet PDF文件第3页浏览型号DS90C031TMX/NOPB的Datasheet PDF文件第4页浏览型号DS90C031TMX/NOPB的Datasheet PDF文件第5页浏览型号DS90C031TMX/NOPB的Datasheet PDF文件第6页浏览型号DS90C031TMX/NOPB的Datasheet PDF文件第7页浏览型号DS90C031TMX/NOPB的Datasheet PDF文件第8页浏览型号DS90C031TMX/NOPB的Datasheet PDF文件第9页  
SNLS051B – MARCH 1999 – REVISED MARCH 2013
DS90C031B LVDS Quad CMOS Differential Line Driver
Check for Samples:
1
FEATURES
>155.5 Mbps (77.7 MHz) switching rates
High impedance LVDS outputs with power-off
±350 mV differential signaling
Ultra low power dissipation
400 ps maximum differential skew (5V, 25°C)
3.5 ns maximum propagation delay
Industrial operating temperature range
Pin compatible with DS26C31, MB571 (PECL)
and 41LG (PECL)
Conforms to ANSI/TIA/EIA-644 LVDS standard
Offered in narrow body SOIC package
Fail-safe logic for floating inputs
DESCRIPTION
The DS90C031B is a quad CMOS differential line
driver designed for applications requiring ultra low
power dissipation and high data rates. The device
supports data rates in excess of 155.5 Mbps (77.7
MHz) and uses Low Voltage Differential Signaling
(LVDS) technology.
The DS90C031B accepts TTL/CMOS input levels and
translates them to low voltage (350 mV) differential
output signals. In addition the driver supports a TRI-
STATE function that may be used to disable the
output stage, disabling the load current, and thus
dropping the device to an ultra low idle power state of
11 mW typical.
In addition, the DS90C031B provides power-off high
impedance LVDS outputs. This feature assures
minimal loading effect on the LVDS bus lines when
V
CC
is not present.
The DS90C031B and companion line receiver
(DS90C032B) provide a new alternative to high
power pseudo-ECL devices for high speed point-to-
point interface applications.
2
Connection Diagram
Functional Diagram
Figure 1. Dual-In-Line
See Package Number D (R-PDSO-G16)
1
2
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.
All trademarks are the property of their respective owners.
Copyright © 1999–2013, Texas Instruments Incorporated
PRODUCTION DATA information is current as of publication date.
Products conform to specifications per the terms of the Texas
Instruments standard warranty. Production processing does not
necessarily include testing of all parameters.