Obsolete Device: DS26C32AM
DS26C32AT/DS26C32AM
AC Test Circuit and Switching Time Waveforms
(Continued)
00876407
FIGURE 5. Propagation Delay for “LS-Type” Load
(Notes 7, 9)
00876408
FIGURE 6. Enable and Disable Times for “LS-Type” Load
(Notes 8, 9)
Note 7:
Diagram shown for ENABLE low.
Note 8:
S1 and S2 of load circuit are closed except where shown.
Note 9:
Pulse generator for all pulses: Rate
≤
1.0 MHz; Z
O
= 50Ω; t
r
≤
15 ns; t
f
≤
6.0 ns.
Truth Table
ENABLE
L
ENABLE
H
V
ID
≥
V
V
ID
≤
V
Input
X
TH
TH
Output
Z
H
L
H
All Other
Combinations of
Enable Inputs
Z = TRI-STATE
(Max)
(Min)
Open
Typical Applications
Two-Wire Balanced Systems, RS-422
00876409
5
www.national.com