欢迎访问ic37.com |
会员登录 免费注册
发布采购

DDC112UK/1K 参数 Datasheet PDF下载

DDC112UK/1K图片预览
型号: DDC112UK/1K
PDF下载: 下载PDF文件 查看货源
内容描述: 双路电流输入20位模拟数字转换器 [Dual Current Input 20-Bit ANALOG-TO-DIGITAL CONVERTER]
分类和应用: 转换器模数转换器光电二极管
文件页数/大小: 34 页 / 1146 K
品牌: TI [ TEXAS INSTRUMENTS ]
 浏览型号DDC112UK/1K的Datasheet PDF文件第1页浏览型号DDC112UK/1K的Datasheet PDF文件第2页浏览型号DDC112UK/1K的Datasheet PDF文件第3页浏览型号DDC112UK/1K的Datasheet PDF文件第5页浏览型号DDC112UK/1K的Datasheet PDF文件第6页浏览型号DDC112UK/1K的Datasheet PDF文件第7页浏览型号DDC112UK/1K的Datasheet PDF文件第8页浏览型号DDC112UK/1K的Datasheet PDF文件第9页  
PIN CONFIGURATION  
PIN DESCRIPTIONS  
PIN  
LABEL DESCRIPTION  
Top View  
SO  
1
IN1  
Input 1: analog input for Integrators 1A and 1B. The  
integrator that is active is set by the CONV input.  
2
3
4
5
6
7
8
AGND  
CAP1B  
CAP1B  
CAP1A  
CAP1A  
AVDD  
Analog Ground  
External Capacitor for Integrator 1B  
External Capacitor for Integrator 1B  
External Capacitor for Integrator 1A  
External Capacitor for Integrator 1A  
Analog Supply, +5V Nominal  
TEST  
Test Control Input. When HIGH, a test charge is applied  
to the A or B integrators on the next CONV transition.  
IN1  
AGND  
CAP1B  
CAP1B  
CAP1A  
CAP1A  
AVDD  
1
2
3
4
5
6
7
8
9
28 IN2  
27 AGND  
9
CONV  
Controls which side of the integrator is connected to  
input. In continuous mode; CONV HIGH side A is  
integrating, CONV LOW side B is integrating. CONV  
must be synchronized with CLK (see Figure 2).  
26 CAP2B  
25 CAP2B  
24 CAP2A  
23 CAP2A  
22 VREF  
10  
11  
CLK  
System Clock Input, 10MHz Nominal  
DCLK  
Serial Data Clock Input. This input operates the serial I/  
O shift register.  
12  
DXMIT  
Serial Data Transmit Enable Input. When LOW, this  
input enables the internal serial shift register.  
DDC112U  
TEST  
21 AGND  
13  
14  
15  
16  
17  
DIN  
Serial Digital Input. Used to cascade multiple DDC112s.  
Digital Supply, +5V Nominal  
DVDD  
DGND  
DOUT  
CONV  
20 RANGE2 (MSB)  
19 RANGE1  
18 RANGE0 (LSB)  
17 DVALID  
16 DOUT  
Digital Ground  
CLK 10  
DCLK 11  
DXMIT 12  
DIN 13  
Serial Data Output, Hi-Z when DXMIT is HIGH  
DVALID Data Valid Output. A LOW value indicates valid data is  
available in the serial I/O register.  
18  
19  
20  
21  
22  
23  
24  
25  
26  
27  
28  
RANGE0 Range Control Input 0 (least significant bit)  
RANGE1 Range Control Input 1  
RANGE2 Range Control Input 2 (most significant bit)  
DVDD 14  
15 DGND  
AGND  
VREF  
Analog Ground  
External Reference Input, +4.096V Nominal  
External Capacitor for Integrator 2A  
External Capacitor for Integrator 2A  
External Capacitor for Integrator 2B  
External Capacitor for Integrator 2B  
Analog Ground  
CAP2A  
CAP2A  
CAP2B  
CAP2B  
AGND  
IN2  
Input 2: analog input for Integrators 2A and 2B. The  
integrator that is active is set by the CONV input.  
DDC112  
4
SBAS085B  
www.ti.com