DCP01B SERIES
www.ti.com
SBVS012C − DECEMBER 2000 − REVISED AUGUST 2005
CON1
VS1
C
1
0V1
+V1
R
1
COM1
R
2
−V1
C
5
C
4−1
C
4
7
−V3
C
3
C
2−1
C
2
5
1
2
6
DCP02xP
COM3
R
6
C
14
C
15
SYNC 14
JP1
0S3
+V3
R
5
C
13
C
12
12
VS3
C
11
1
2
3
13
CON3
SYNC
28
27
26
DCP02xU
NC
JP1
14
CON2
VS2
C
6
0V2
+V2
R
3
COM2
R
4
−V2
C
10
C
9−
1
C
9
7
−V4
C
8
C
7−1
C
7
5
1
SYNC 14
2
6
DCP02xP
COM4
R
8
C
20
C
19
14
JP2
0S4
+V4
R
7
C
17
C
18
12
VS4
C
16
1
2
3
13
CON4
SYNC 28
27
26 NC
DCP02xU
JP2
(1)
(2)
Capacitors C2−1, C4−1, C7−1, and C9−1 are through-hole plated components connected in parallel with C2, C4, C7 and C9 (1206 SMD), respectively.
For optimum low-noise performance, use low-ESR capacitors.
(3)
Do not connect the SYNC pin jumper (JP1−JP4) if the SYNC function is not being used.
(4)
Connections to the power input should be made with a minimum wire of 16/0.2 twisted pair, with the length kept short.
(5)
VSx and 0Vx are input supply and ground respecively (x represents the channel).
(6)
+Vx and −Vx are the positive and negative outputs, referenced to a common ground COMx.
(7)
JPx are the links used for self-synchronization; if this facility is not being used, the links should be unconnected.
(8)
R1−R8 are the power output loads; do not fit these if an external load is connected.
(9)
CON1 and CON2 are DIL-14; CON3 and CON4 are SO-28 packages.
(10)
NC = not connected.
Figure 7. Example of PCB Layout, Schematic Diagram
16
TI [ TEXAS INSTRUMENTS ]
