欢迎访问ic37.com |
会员登录 免费注册
发布采购

CD74HC564M96E4 参数 Datasheet PDF下载

CD74HC564M96E4图片预览
型号: CD74HC564M96E4
PDF下载: 下载PDF文件 查看货源
内容描述: 高速CMOS逻辑八路D型触发器,三态反相上升沿触发 [High-Speed CMOS Logic Octal D-Type Flip-Flop, Three-State Inverting Positive-Edge Triggered]
分类和应用: 总线驱动器总线收发器触发器逻辑集成电路光电二极管
文件页数/大小: 16 页 / 432 K
品牌: TI [ TEXAS INSTRUMENTS ]
 浏览型号CD74HC564M96E4的Datasheet PDF文件第2页浏览型号CD74HC564M96E4的Datasheet PDF文件第3页浏览型号CD74HC564M96E4的Datasheet PDF文件第4页浏览型号CD74HC564M96E4的Datasheet PDF文件第5页浏览型号CD74HC564M96E4的Datasheet PDF文件第6页浏览型号CD74HC564M96E4的Datasheet PDF文件第7页浏览型号CD74HC564M96E4的Datasheet PDF文件第8页浏览型号CD74HC564M96E4的Datasheet PDF文件第9页  
CD54/74HC534, CD54/74HCT534,
CD54/74HC564, CD54/74HCT564
Data sheet acquired from Harris Semiconductor
SCHS188C
January 1998 - Revised April 2004
High-Speed CMOS Logic Octal D-Type Flip-Flop,
Three-State Inverting Positive-Edge Triggered
Description
The ’HC534, ’HCT534, ’HC564, and ’HCT564 are high speed
Octal D-Type Flip-Flops manufactured with silicon gate CMOS
technology. They possess the low power consumption of stan-
dard CMOS integrated circuits, as well as the ability to drive
15 LSTTL loads. Due to the large output drive capability and
the three-state feature, these devices are ideally suited for
interfacing with bus lines in a bus organized system. The two
types are functionally identical and differ only in their pinout
arrangements.
The ’HC534, ’HCT534, ’HC564, and ’HCT564 are positive
edge triggered flip-flops. Data at the D inputs, meeting the
setup and hold time requirements, are inverted and trans-
ferred to the Q outputs on the positive going transition of the
CLOCK input. When a high logic level is applied to the OUT-
PUT ENABLE input, all outputs go to a high impedance state,
regardless of what signals are present at the other inputs and
the state of the storage elements.
The HCT logic family is speed, function, and pin compatible
with the standard LS logic family.
Features
• Buffered Inputs
[ /Title
(CD74
HC534
,
CD74
HCT53
4,
CD74
HC564
,
CD74
HCT56
• Common Three-State Output-Enable Control
• Three-State Outputs
• Bus Line Driving Capability
• Typical Propagation Delay = 13ns at V
CC
= 5V,
C
L
= 15pF, T
A
= 25
o
C (Clock to Output)
• Fanout (Over Temperature Range)
- Standard Outputs . . . . . . . . . . . . . . . 10 LSTTL Loads
- Bus Driver Outputs . . . . . . . . . . . . . 15 LSTTL Loads
• Wide Operating Temperature Range . . . -55
o
C to 125
o
C
• Balanced Propagation Delay and Transition Times
• Significant Power Reduction Compared to LSTTL
Logic ICs
• HC Types
- 2V to 6V Operation
- High Noise Immunity: N
IL
= 30%, N
IH
= 30% of V
CC
at V
CC
= 5V
• HCT Types
- 4.5V to 5.5V Operation
- Direct LSTTL Input Logic Compatibility,
V
IL
= 0.8V (Max), V
IH
= 2V (Min)
- CMOS Input Compatibility, I
l
1µA at V
OL
, V
OH
Ordering Information
PART NUMBER
CD54HC534F3A
CD54HC564F3A
CD54HCT534F3A
CD54HCT564F3A
CD74HC534E
CD74HC564E
CD74HC564M
CD74HC564M96
CD74HCT534E
CD74HCT564E
CD74HCT564M
TEMP. RANGE
(
o
C)
-55 to 125
-55 to 125
-55 to 125
-55 to 125
-55 to 125
-55 to 125
-55 to 125
-55 to 125
-55 to 125
-55 to 125
-55 to 125
PACKAGE
20 Ld CERDIP
20 Ld CERDIP
20 Ld CERDIP
20 Ld CERDIP
20 Ld PDIP
20 Ld PDIP
20 Ld SOIC
20 Ld SOIC
20 Ld PDIP
20 Ld PDIP
20 Ld SOIC
CAUTION: These devices are sensitive to electrostatic discharge. Users should follow proper IC Handling Procedures.
Copyright
©
2004, Texas Instruments Incorporated
1