欢迎访问ic37.com |
会员登录 免费注册
发布采购

ADS7828EB2K5G4 参数 Datasheet PDF下载

ADS7828EB2K5G4图片预览
型号: ADS7828EB2K5G4
PDF下载: 下载PDF文件 查看货源
内容描述: 12位, 8通道采样模拟数字转换器,带有I2C接口 [12-Bit, 8-Channel Sampling ANALOG-TO-DIGITAL CONVERTER with I2C Interface]
分类和应用: 转换器
文件页数/大小: 22 页 / 860 K
品牌: TI [ TEXAS INSTRUMENTS ]
 浏览型号ADS7828EB2K5G4的Datasheet PDF文件第8页浏览型号ADS7828EB2K5G4的Datasheet PDF文件第9页浏览型号ADS7828EB2K5G4的Datasheet PDF文件第10页浏览型号ADS7828EB2K5G4的Datasheet PDF文件第11页浏览型号ADS7828EB2K5G4的Datasheet PDF文件第13页浏览型号ADS7828EB2K5G4的Datasheet PDF文件第14页浏览型号ADS7828EB2K5G4的Datasheet PDF文件第15页浏览型号ADS7828EB2K5G4的Datasheet PDF文件第16页  
MSB  
6
5
4
3
2
1
LSB  
INITIATING CONVERSION  
BYTE 0  
BYTE 1  
0
0
0
0
D11  
D3  
D10  
D2  
D9  
D1  
D8  
D0  
Provided the master has write-addressed it, the ADS7828  
turns on the A/D converters section and begins conversions  
when it receives BIT 4 of the command byte shown in the  
Command Byte. If the command byte is correct, the ADS7828  
will return an ACK condition.  
D7  
D6  
D5  
D4  
READING IN F/S MODE  
Figure 3 describes the interaction between the master and  
the slave ADS7828 in Fast or Standard (F/S) mode. At the  
end of reading conversion data the ADS7828 can be issued  
a repeated START condition by the master to secure bus  
operation for subsequent conversions of the A/D converter.  
This would be the most efficient way to perform continuous  
conversions.  
READING DATA  
Data can be read from the ADS7828 by read-addressing the  
part (LSB of address byte set to 1) and receiving the  
transmitted bytes. Converted data can only be read from the  
ADS7828 once a conversion has been initiated as described  
in the preceding section.  
Each 12-bit data word is returned in two bytes, as shown  
below, where D11 is the MSB of the data word, and D0 is the  
LSB. Byte 0 is sent first, followed by Byte 1.  
ADC Power-Down Mode  
ADC Sampling Mode  
S
1
0
0
1
0
A
A
W
A
SD  
C
C
C
PD PD X  
0
X
A
1
0
2
1
0
1
Command Byte  
Write-Addressing Byte  
ADC Power-Down Mode  
(depending on power-down selection bits)  
ADC Converting Mode  
Sr  
1
0
0
1
0
A
A
R
A
0
0
0
0
D
D
D
D
A
D
D
.D  
D
0
N
P
1
0
11 10  
9
8
7
6 . .  
1
See Note (1)  
Read-Addressing Byte  
2 x (8 Bits + ack/not-ack)  
A = acknowledge (SDA LOW)  
N = not acknowledge (SDA HIGH)  
S = START Condition  
P = STOP Condition  
Sr = repeated START condition  
W = '0' (WRITE)  
R = '1' (READ)  
From Master to Slave  
From Slave to Master  
NOTE: (1) To secure bus operation and loop back to the stage of write-addressing for next conversion, use repeated START.  
FIGURE 3. Typical Read Sequence in F/S Mode.  
ADS7828  
SBAS181C  
12  
www.ti.com