欢迎访问ic37.com |
会员登录 免费注册
发布采购

ADC0804LCWMX/NOPB 参数 Datasheet PDF下载

ADC0804LCWMX/NOPB图片预览
型号: ADC0804LCWMX/NOPB
PDF下载: 下载PDF文件 查看货源
内容描述: 8位MUP兼容A / D转换器 [8-Bit muP Compatible A/D Converters]
分类和应用: 转换器模数转换器光电二极管
文件页数/大小: 48 页 / 3734 K
品牌: TI [ TEXAS INSTRUMENTS ]
 浏览型号ADC0804LCWMX/NOPB的Datasheet PDF文件第15页浏览型号ADC0804LCWMX/NOPB的Datasheet PDF文件第16页浏览型号ADC0804LCWMX/NOPB的Datasheet PDF文件第17页浏览型号ADC0804LCWMX/NOPB的Datasheet PDF文件第18页浏览型号ADC0804LCWMX/NOPB的Datasheet PDF文件第20页浏览型号ADC0804LCWMX/NOPB的Datasheet PDF文件第21页浏览型号ADC0804LCWMX/NOPB的Datasheet PDF文件第22页浏览型号ADC0804LCWMX/NOPB的Datasheet PDF文件第23页  
ADC0801, ADC0802  
ADC0803, ADC0804, ADC0805  
www.ti.com  
SNOSBI1B NOVEMBER 2009REVISED FEBRUARY 2013  
(1) CS shown twice for clarity.  
(2) SAR = Successive Approximation Register.  
Figure 48. Block Diagram  
After the “1” is clocked through the 8-bit shift register (which completes the SAR search) it appears as the input  
to the D-type latch, LATCH 1. As soon as this “1” is output from the shift register, the AND gate, G2, causes the  
new digital word to transfer to the TRI-STATE output latches. When LATCH 1 is subsequently enabled, the Q  
output makes a high-to-low transition which causes the INTR F/F to set. An inverting buffer then supplies the  
INTR input signal.  
Note that this SET control of the INTR F/F remains low for 8 of the external clock periods (as the internal clocks  
run at 1/8 of the frequency of the external clock). If the data output is continuously enabled (CS and RD both  
held low), the INTR output will still signal the end of conversion (by a high-to-low transition), because the SET  
input can control the Q output of the INTR F/F even though the RESET input is constantly at a M "1M " level in  
this operating mode. This INTR output will therefore stay low for the duration of the SET signal, which is 8  
periods of the external clock frequency (assuming the A/D is not started during this interval).  
When operating in the free-running or continuous conversion mode (INTR pin tied to WR and CS wired low – see  
Continuous Conversions), the START F/F is SET by the high-to-low transition of the INTR signal. This resets the  
SHIFT REGISTER which causes the input to the D-type latch, LATCH 1, to go low. As the latch enable input is  
still present, the Q output will go high, which then allows the INTR F/F to be RESET. This reduces the width of  
the resulting INTR output pulse to only a few propagation delays (approximately 300 ns).  
When data is to be read, the combination of both CS and RD being low will cause the INTR F/F to be reset and  
the TRI-STATE output latches will be enabled to provide the 8-bit digital outputs.  
Copyright © 2009–2013, Texas Instruments Incorporated  
Submit Documentation Feedback  
19  
Product Folder Links: ADC0801, ADC0802 ADC0803, ADC0804, ADC0805