欢迎访问ic37.com |
会员登录 免费注册
发布采购

THC63LVD103D 参数 Datasheet PDF下载

THC63LVD103D图片预览
型号: THC63LVD103D
PDF下载: 下载PDF文件 查看货源
内容描述: 160MHz的30Bits色彩LVDS发送器 [160MHz 30Bits COLOR LVDS Transmitter]
分类和应用:
文件页数/大小: 12 页 / 110 K
品牌: THINE [ THINE ELECTRONICS, INC. ]
 浏览型号THC63LVD103D的Datasheet PDF文件第2页浏览型号THC63LVD103D的Datasheet PDF文件第3页浏览型号THC63LVD103D的Datasheet PDF文件第4页浏览型号THC63LVD103D的Datasheet PDF文件第5页浏览型号THC63LVD103D的Datasheet PDF文件第6页浏览型号THC63LVD103D的Datasheet PDF文件第7页浏览型号THC63LVD103D的Datasheet PDF文件第8页浏览型号THC63LVD103D的Datasheet PDF文件第9页  
THC63LVD103D _Rev.3.0_E
THC63LVD103D
160MHz 30Bits COLOR LVDS Transmitter
General Description
The THC63LVD103D transmitter is designed to sup-
port pixel data transmission between Host and Flat
Panel Display from NTSC up to 1080p(60Hz).
The THC63LVD103D converts 35bits of CMOS/TTL
data into LVDS(Low Voltage Differential Signaling)
data stream. The transmitter can be programmed for ris-
ing edge or falling edge clocks through a dedicated pin.
At a transmit clock frequency of 160MHz, 30bits of
RGB data and 5bits of timing and control data
(HSYNC, VSYNC, DE, CNTL1, CNTL2) are transmit-
ted at an effective rate of 1.12Gbps per LVDS channel.
Features
Wide dot clock range: 8-160MHz suited for NTSC,
VGA, SVGA, XGA,SXGA and SXGA+ and 1080p
PLL requires no external components
Supports spread spectrum clock generator
On chip jitter filtering
Clock edge selectable
Supports reduced swing LVDS for low EMI
Power down mode
Low power single 3.3V CMOS design
64pin TQFP
Pin compatible with THC63LVD103(30bits)
Block Diagram
CMOS/TTL INPUT
TA0-6
TB0-6
TC0-6
7
7
7
PARALLEL TO SERIAL
LVDS OUTPUT
TA +/-
TB +/-
TC +/-
TD0-6
TE0-6
7
TD +/-
7
TE +/-
CLK IN
(8 to160MHz)
RS
R/F
/PDWN
PLL
TCLK +/-
(8 to 160MHz)
Copyright©2011 THine Electronics, Inc.
1/12
THine Electronics, Inc.