欢迎访问ic37.com |
会员登录 免费注册
发布采购

AVPRO5002R-CM/F 参数 Datasheet PDF下载

AVPRO5002R-CM/F图片预览
型号: AVPRO5002R-CM/F
PDF下载: 下载PDF文件 查看货源
内容描述: [Audio/Video Switch, 2 Func, 2 Channel, LEAD FREE, QFN-48]
分类和应用:
文件页数/大小: 30 页 / 418 K
品牌: TERIDIAN [ TERIDIAN SEMICONDUCTOR CORPORATION ]
 浏览型号AVPRO5002R-CM/F的Datasheet PDF文件第11页浏览型号AVPRO5002R-CM/F的Datasheet PDF文件第12页浏览型号AVPRO5002R-CM/F的Datasheet PDF文件第13页浏览型号AVPRO5002R-CM/F的Datasheet PDF文件第14页浏览型号AVPRO5002R-CM/F的Datasheet PDF文件第16页浏览型号AVPRO5002R-CM/F的Datasheet PDF文件第17页浏览型号AVPRO5002R-CM/F的Datasheet PDF文件第18页浏览型号AVPRO5002R-CM/F的Datasheet PDF文件第19页  
AVPro® 5002R  
Dual SCART A/V Switch  
DATA SHEET  
ELECTRICAL SPECIFICATIONS  
ABSOLUTE MAXIMUM RATINGS  
Operation beyond the maximum ratings may damage the device  
PARAMETER  
RATING  
Storage temperature  
-55 to 150 °C  
Junction operating temperature  
5V supply voltage pins  
+125 °C  
-0.3 V < VCC < 6 V  
-0.3 V < VDD < 13 V  
-0.3 V to VCC+0.3 V  
-0.3 V to VCC+0.3 V  
-0.3 V < VDD < 13 V  
-0.3 V < VDD < 13 V  
±5 kV  
12V supply pin  
Voltage applied to Digital and Video Inputs  
Voltage applied to video pins  
Voltage applied to audio pins  
Voltage applied to FNC pin (input)  
ESD tolerance – SCART pins*  
ESD tolerance – other pins  
±2.5 kV  
* Note: To pass the SCART 15 kV ESD requirement, external protection for the IC is required.  
SPECIFICATIONS: Unless otherwise specified: 0° < Ta < 70 °C; power supplies VCC = +5.0 V ±5%, VDD = 12.0 V  
±5%.  
PARAMETER  
CONDITION  
MIN  
NOM  
MAX  
UNIT  
Operating Characteristics  
Power Supply Currents  
(Default register setting)  
No signal, video outputs not loaded  
VCC (+5 VDC)  
VDD (+12 VDC)  
18  
17  
mA  
mA  
Power Supply Currents  
(Composite Auxiliary outputs on)  
No signal, video outputs not loaded  
VCC (+5 VDC)  
28  
20  
mA  
mA  
VDD (+12 VDC)  
PSRR  
f = 100 Hz, 0.3 Vpp on VCC/ VDD  
40  
dB  
in  
Switch time  
Serial Port Timing( Set by I2C controller )  
From rising edge of 8th clock  
0.8  
μs  
SCLK Input Frequency  
400  
kHz  
μs  
μs  
ns  
ns  
ns  
ns  
μs  
μs  
μs  
ns  
SCLK LOW time (tCL)  
1.3  
0.6  
SCLK HIGH time (tCH)  
Rise time (tRT)  
SCLK and SDATA  
300  
300  
Fall time (tFT)  
SCLK and SDATA  
Data set-up time* (tDSU)  
Data hold time* (tDH)  
Start set-up time (tSSU)  
Start hold time (tSH)  
Stop set-up time (tPSU)  
Glitch rejection  
SDATA change to SCLK HIGH  
SCLK LOW to SDATA change  
100  
30  
0.6  
0.6  
0.6  
maximum pulse on SCLK and/or  
50  
SDATA  
* These specifications also apply to an acknowledge generated by the device.  
Page: 15 of 30  
© 2008 TERIDIAN Semiconductor Corporation  
Rev 2.1