欢迎访问ic37.com |
会员登录 免费注册
发布采购

73S1217F-IMR/F 参数 Datasheet PDF下载

73S1217F-IMR/F图片预览
型号: 73S1217F-IMR/F
PDF下载: 下载PDF文件 查看货源
内容描述: 总线供电80515的系统级芯片, USB , ISO 7816 / EMV ,密码键盘和更多 [Bus-Powered 80515 System-on-Chip with USB, ISO 7816 / EMV, PINpad and More]
分类和应用: 多功能外围设备微控制器和处理器时钟
文件页数/大小: 140 页 / 1066 K
品牌: TERIDIAN [ TERIDIAN SEMICONDUCTOR CORPORATION ]
 浏览型号73S1217F-IMR/F的Datasheet PDF文件第34页浏览型号73S1217F-IMR/F的Datasheet PDF文件第35页浏览型号73S1217F-IMR/F的Datasheet PDF文件第36页浏览型号73S1217F-IMR/F的Datasheet PDF文件第37页浏览型号73S1217F-IMR/F的Datasheet PDF文件第39页浏览型号73S1217F-IMR/F的Datasheet PDF文件第40页浏览型号73S1217F-IMR/F的Datasheet PDF文件第41页浏览型号73S1217F-IMR/F的Datasheet PDF文件第42页  
73S1217F Data Sheet  
DS_1217F_002  
Timer/Counter Control Register (TCON): 0x88 Å 0x00  
Table 22: The TCON Register  
MSB  
TF1  
LSB  
IT0  
TR1  
TF0  
TR0  
IE1  
IT1  
IE0  
Bit  
Symbol  
TF1  
Function  
TCON.7  
TCON.6  
TCON.5  
TCON.4  
TCON.3  
Timer 1 overflow flag.  
TR1  
TF0  
Not used for interrupt control.  
Timer 0 overflow flag.  
TR0  
IE1  
Not used for interrupt control.  
Interrupt 1 edge flag is set by hardware when the falling edge on external  
interrupt int1 is observed. Cleared when an interrupt is processed.  
TCON.2  
TCON.1  
TCON.0  
IT1  
IE0  
IT0  
Interrupt 1 type control bit. 1 selects falling edge and 0 selects low level for  
input pin to cause an interrupt.  
Interrupt 0 edge flag is set by hardware when the falling edge on external  
interrupt int0 is observed. Cleared when an interrupt is processed.  
Interrupt 0 type control bit. 1 selects falling edge and 0 sets low level for input  
pin to cause interrupt.  
Timer/Interrupt 2 Control Register (T2CON): 0xC8 Å 0x00  
Table 23: The T2CON Register  
MSB  
LSB  
I3FR  
I2FR  
Bit  
Symbol  
Function  
T2CON.7  
External interrupt 3 failing/rising edge flag.  
T2CON.6  
T2CON.5  
I3FR  
I2FR  
I3FR = 0 external interrupt 3 negative transition active.  
I3FR = 1 external interrupt 3 positive transition active.  
External interrupt 3 failing/rising edge flag.  
I2FR = 0 external interrupt 3 negative transition active.  
I2FR = 1 external interrupt 3 positive transition active.  
T2CON.4  
T2CON.3  
T2CON.2  
T2CON.1  
T2CON.0  
38  
Rev. 1.2  
 
 
 复制成功!