欢迎访问ic37.com |
会员登录 免费注册
发布采购

73S1209F-68IM/F 参数 Datasheet PDF下载

73S1209F-68IM/F图片预览
型号: 73S1209F-68IM/F
PDF下载: 下载PDF文件 查看货源
内容描述: 自包含的密码键盘,智能卡读卡器IC的UART至ISO7816 / EMV桥接IC [Self-Contained PINpad, Smart Card Reader IC UART to ISO7816 / EMV Bridge IC]
分类和应用: 电源电路电源管理电路
文件页数/大小: 123 页 / 1421 K
品牌: TERIDIAN [ TERIDIAN SEMICONDUCTOR CORPORATION ]
 浏览型号73S1209F-68IM/F的Datasheet PDF文件第96页浏览型号73S1209F-68IM/F的Datasheet PDF文件第97页浏览型号73S1209F-68IM/F的Datasheet PDF文件第98页浏览型号73S1209F-68IM/F的Datasheet PDF文件第99页浏览型号73S1209F-68IM/F的Datasheet PDF文件第101页浏览型号73S1209F-68IM/F的Datasheet PDF文件第102页浏览型号73S1209F-68IM/F的Datasheet PDF文件第103页浏览型号73S1209F-68IM/F的Datasheet PDF文件第104页  
73S1209F Data Sheet  
DS_1209F_004  
ATR Timeout Registers (ATRLsB): 0xFE20 Å 0x00, (ATRMsB): 0xFE1F Å 0x00  
Table 104: The ATRLsB Register  
MSB  
LSB  
ATRTO.4 ATRTO.3 ATRTO.1 ATRTO.2 ATRTO.0  
ATRTO.7  
ATRTO.6  
ATRTO.5  
Table 105: The ATRMsB Register  
MSB  
LSB  
ATRTO.15 ATRTO.14 ATRTO.13 ATRTO.12 ATRTO.11 ATRTO.10 ATRTO.9 ATRTO.8  
These registers (ATRLsB and ATRLsB) form the ATR timeout (ATRTO [15:0]) parameter. Time in ETU  
between the leading edge of the first character and leading edge of the last character of the ATR  
response. Timer is enabled when the RCVATR is set and starts when leading edge of the first start bit is  
received and disabled when the RCVATR is cleared. An ATR timeout is generated if this time is  
exceeded.  
TS Timeout Register (STSTO): 0xFE21 Å 0x00  
Table 106: The STSTO Register  
MSB  
TST0.7  
LSB  
TST0.0  
TST0.6  
TST0.5  
TST0.4  
TST0.3  
TST0.1  
TST0.2  
The TS timeout is the time in ETU between the de-assertion of smart card reset and the leading edge of  
the TS character in the ATR (when DETTS is set). The timer is started when smart card reset is  
de-asserted. An ATR timeout is generated if this time is exceeded (MUTE card).  
Reset Time Register (RLength): 0xFE22 Å 0x70  
MSB  
RLen.7  
LSB  
RLen.0  
RLen.6  
RLen.5  
RLen.4  
RLen.3  
RLen.1  
RLen.2  
Table 107: The RLength Register  
Time in ETUs that the hardware delays the de-assertion of RST. If set to zero and RSTCRD = 0, the  
hardware adds no extra delay and the hardware will release RST after VCCOK is asserted during  
power-up. If set to one, it will delay the release of RST by the time in this register. When the firmware  
sets the RSTCRD bit, the hardware will assert reset (RST = 0 on pin). When firmware clears the bit, the  
hardware will release RST after the delay specified in Rlen. If firmware sets the RSTCRD bit prior to  
instructing the power to be applied to the smart card, the hardware will not release RST after power-up  
until RLen after the firmware clears the RSTCRD bit. This provides a means to power up the smart card  
and hold it in reset until the firmware wants to release the RST to the selected smart card. Works with  
the selected smart card interface.  
100  
Rev. 1.2