欢迎访问ic37.com |
会员登录 免费注册
发布采购

73M1866B-IM/F 参数 Datasheet PDF下载

73M1866B-IM/F图片预览
型号: 73M1866B-IM/F
PDF下载: 下载PDF文件 查看货源
内容描述: [Consumer Circuit, ROHS COMPLIANT, QFN-42]
分类和应用: 商用集成电路
文件页数/大小: 88 页 / 1139 K
品牌: TERIDIAN [ TERIDIAN SEMICONDUCTOR CORPORATION ]
 浏览型号73M1866B-IM/F的Datasheet PDF文件第71页浏览型号73M1866B-IM/F的Datasheet PDF文件第72页浏览型号73M1866B-IM/F的Datasheet PDF文件第73页浏览型号73M1866B-IM/F的Datasheet PDF文件第74页浏览型号73M1866B-IM/F的Datasheet PDF文件第76页浏览型号73M1866B-IM/F的Datasheet PDF文件第77页浏览型号73M1866B-IM/F的Datasheet PDF文件第78页浏览型号73M1866B-IM/F的Datasheet PDF文件第79页  
DS_1x66B_001  
73M1866B/73M1966B Data Sheet  
11.12 Line Sensing Control Functions  
These registers contain control information to set up and use the 73M1x66B line sensing functions.  
Table 40: Line Sensing Control Functions  
Function  
Mnemonic Location  
Register  
Type  
Description  
CIDM  
0x15[4]  
W
Caller ID Mode  
0 = Disable Caller ID Mode. (Default)  
1 = Enables Caller ID Mode by coupling the signal from the RGN/RGP  
pins to the PCM DX pins in the appropriate PCM codec format. A 20 dB  
gain boost is included in the signal path. The RXBST bit should also be  
set to allow the total nominal gain of 40 dB in the Caller ID path. The  
normal signal path is disconnected.  
RXBST  
0x14[3]  
0x05[0]  
WO Received Boost  
If set to 1, Receive signal is increased by 20 dB. Default is 0. This is  
used to amplify signals that are passed through the auxiliary A/D when  
On-Hook.  
Ring Detection Status Bits  
ENRGDT  
W
R
Enable Ring Detection Interrupt  
This control bit enables the ring detection interrupt.  
0 = Ring Detection Interrupt Disabled.  
1 = Ring Detection Interrupt Enabled. (Default)  
When 73M1922 detects an incoming ring signal, this bit will be set, if  
enabled, and reset when read.  
RGDT  
0x03[0]  
Ring or Line Reversal Detection  
Voltage greater than the Ring Detect Threshold was detected at  
RGP/RGN. This value is latched upon the event and cleared on read.  
The threshold is determined by RGTH. This is a maskable interrupt. It is  
enabled by the ENRGDT bit.  
0 = No Latched Ring or Line Reversal Detection event. (Default)  
1 = A Latched Ring or Line Reversal Detection event.  
RGMON  
RGTH  
0x03[3]  
R
Ringing Monitor  
Bit 3 monitors the activity of Ringing for further cadence check by the  
host:  
0 = Silent  
1 = Ringing  
This bit is not latched. This status bit is reset when read.  
0x0E[1:0]  
W
Ring Detect Threshold  
Controls the Ring Detect Threshold assuming a 100:1 reduction of Ring  
Voltage into the RGP/RGN pins.  
RGTH1 RGTH0 Description  
0
0
Ring Detect disabled. For ring  
detection to occur, these bits  
must be programmed to a non-  
zero state.  
0
1
1
1
0
1
0.15 Vpk equivalent to ±15 Vpk  
at Auxiliary A/D input.  
0.30 Vpk equivalent to ±30 Vpk  
at Auxiliary A/D input.  
0.45 Vpk equivalent to ±45 Vpk  
at Auxiliary A/D input.  
Rev. 1.6  
75