71M6533/71M6534 Data Sheet
FDS_6533_6534_004
DIO
48 49 50 51 52* 53* 54* 55* 56 57 58
68 69 70 71 72* 73* 74* 75*
23 24 25 50
28 29 30 56 57 58 59 60 19 20 21
0* 1* 2* 3*
LCD_BITMAP[71:64] LCD_BITMAP[80:72]
LCD Segment
71M6533 Pin #
71M6534 Pin #
–
–
–
–
–
–
–
14 15 16
4
5
6
7
Configuration (DIO
or LCD segment)
Always DIO
Data Register
Direction Register
0 = input, 1 = output
See the tables in the I/O RAM Description (Section 4.2) for exact bit locations. For example,
DIO43 is controlled by LCD_SEG63[0] which resolves to I/O RAM location 0x2045[4].
DIO24 and higher do not have SFR registers for direction control. DIO36 and higher do not have SFR
registers for data access. The direction control of these pins is achieved with the LCD_SEGn[3] registers
and data access is controlled with the LCD_SEGn[0] registers in I/O RAM. DIO56 through DIO58 are ded-
icated DIO pins. They are controlled with DIO_DIR56[7] through DIO_DIR58[7] (direction) and with
DIO_56[4] through DIO_58[4] (data) in I/O RAM.
Since the control for DIO_24 through DIO_55 is shared with the control for LCD segments, the firmware
must take care not to disturb the DIO pins when accessing the LCD segments and vice versa. Usually,
this requires reading the I/O RAM register, applying a mask and writing back the modified byte.
The PB pin is a dedicated digital input. In addition, if the optical UART is not used, OPT_TX and OPT_RX can
be configured as dedicated DIO pins, DIO1and DIO2, respectively (see Section 1.4.6 UART and Optical Inter-
face).
DIO4 and DIO5 can be configured to implement the EEPROM Interface.
Additionally, if DIO6 and DIO7 are configured as DIO and defined as outputs, they can be used as dedicat-
ed pulse outputs (WPULSE = DIO6, VARPULSE = DIO7) using the DIO_PW and DIO_PV registers. In this
case, DIO6 and DIO7 are under CE control. Similarly, DIO8 and DIO9 can be declared pulse outputs
(XPULSE = DIO8, YPULSE = DIO9).
Tracking DIO pins configured as outputs is useful for pulse counting without external hardware.
Either the interrupts or the counter/timer clocks can be used to count the pulse outputs, or inter-
rupt on the CE’s power failure output.
A 3-bit configuration word, I/O RAM register DIO_Rn (0x2009[2:0] through 0x200E[6:4]) can be used for
certain pins (when configured as DIO) to individually assign an internal resource such as an interrupt or a
timer control (DIO_RRX configures the RX pin). This way, DIO pins can be tracked even if they are confi-
gured as outputs. See Table 39 for DIO pins available for this option. Table 40 lists the internal re-
sources which can be assigned using DIO_R0 (also called DIO_RPB) through DIO_R7. If more than one
input is connected to the same resource, the resources are combined using a logical OR.
44
© 2007-2009 TERIDIAN Semiconductor Corporation
v1.1
TERIDIAN [ TERIDIAN SEMICONDUCTOR CORPORATION ]
