欢迎访问ic37.com |
会员登录 免费注册
发布采购

71M6533H-IGT/F 参数 Datasheet PDF下载

71M6533H-IGT/F图片预览
型号: 71M6533H-IGT/F
PDF下载: 下载PDF文件 查看货源
内容描述: 电能计量IC [Energy Meter IC]
分类和应用: 模拟IC信号电路
文件页数/大小: 124 页 / 1997 K
品牌: TERIDIAN [ TERIDIAN SEMICONDUCTOR CORPORATION ]
 浏览型号71M6533H-IGT/F的Datasheet PDF文件第58页浏览型号71M6533H-IGT/F的Datasheet PDF文件第59页浏览型号71M6533H-IGT/F的Datasheet PDF文件第60页浏览型号71M6533H-IGT/F的Datasheet PDF文件第61页浏览型号71M6533H-IGT/F的Datasheet PDF文件第63页浏览型号71M6533H-IGT/F的Datasheet PDF文件第64页浏览型号71M6533H-IGT/F的Datasheet PDF文件第65页浏览型号71M6533H-IGT/F的Datasheet PDF文件第66页  
71M6533/71M6534 Data Sheet  
FDS_6533_6534_004  
VBAT  
Battery  
Current  
BROWNOUT  
MPU Mode  
Xtal  
MPU Clock  
Source  
14.5 CK32  
cycles  
WAKE  
PLL_OK  
Internal  
RESETZ  
1024 CK32  
cycles  
VBAT_OK  
time  
Figure 26: Power-Up Timing with VBAT only  
2.4 Fault and Reset Behavior  
2.4.1 Reset Mode  
When the RESET pin is pulled high, all digital activity stops. The oscillator and RTC module continue to  
run. Additionally, all I/O RAM bits are set to their default states. As long as V1, the input voltage at the  
power fault block, is greater than VBIAS, the internal 2.5 V regulator will continue to provide power to the  
digital section.  
Once initiated, the reset mode will persist until the reset timer times out, signified by WAKE rising. This  
will occur in 4100 cycles of the real time clock after RESET goes low, at which time the MPU will begin  
executing its pre-boot and boot sequences from address 00. See the description of Program Security  
in Section 1.4.5 for additional descriptions of pre-boot and boot.  
If system power is not present, the reset timer duration will be 2 cycles of the crystal clock at which time  
the MPU will begin executing in BROWNOUT mode, starting at address 00.  
2.4.2 Power Fault Circuit  
The 71M6533 and 71M6534 includes a comparator to monitor system power fault conditions. When the  
output of the comparator falls (V1<VBIAS), the I/O RAM bits PLL_OK are zeroed and the part switches to  
BROWNOUT mode if a battery is present. Once system power returns, the MPU remains in reset and  
does not transition to MISSION mode until 2048 to 4096 CK32 clock cycles later, when PLL_OK rises. If  
a battery is not present, as indicated by BAT_OK=0, WAKE will fall and the part will enter SLEEP mode.  
There are several conditions the device could be in as system power returns. If the part is in  
BROWNOUT mode, it will automatically switch to MISSION mode when PLL_OK rises. It will receive an  
interrupt indicating this. No configuration bits will be reset or reconfigured during this transition.  
If the part is in LCD or SLEEP mode when system power returns, it will also switch to MISSION mode  
when PLL_OK rises. In this case, all configuration bits will be in the reset state due to WAKE having  
been zero. The RTC clock will not be disturbed, but the MPU RAM must be re-initialized. The hardware  
watchdog timer will become active when the part enters MISSION mode.  
62  
© 2007-2009 TERIDIAN Semiconductor Corporation  
v1.1