欢迎访问ic37.com |
会员登录 免费注册
发布采购

71M6531D-IMR/F 参数 Datasheet PDF下载

71M6531D-IMR/F图片预览
型号: 71M6531D-IMR/F
PDF下载: 下载PDF文件 查看货源
内容描述: 电能计量IC [Energy Meter IC]
分类和应用: 电源电路电源管理电路
文件页数/大小: 115 页 / 2363 K
品牌: TERIDIAN [ TERIDIAN SEMICONDUCTOR CORPORATION ]
 浏览型号71M6531D-IMR/F的Datasheet PDF文件第53页浏览型号71M6531D-IMR/F的Datasheet PDF文件第54页浏览型号71M6531D-IMR/F的Datasheet PDF文件第55页浏览型号71M6531D-IMR/F的Datasheet PDF文件第56页浏览型号71M6531D-IMR/F的Datasheet PDF文件第58页浏览型号71M6531D-IMR/F的Datasheet PDF文件第59页浏览型号71M6531D-IMR/F的Datasheet PDF文件第60页浏览型号71M6531D-IMR/F的Datasheet PDF文件第61页  
FDS 6531/6532 005  
Data Sheet 71M6531D/F-71M6532D/F  
The MPU will run at 7/8 of the crystal clock rate. This permits the UARTs to be operated at 300 bd. In  
this mode, the MPU clock has substantial short-term jitter.  
The value of MPU_DIV will be remembered (not changed) as the part enters and exits BROWNOUT.  
MPU_DIV will be ignored during BROWNOUT.  
While PLL_OK = 0, the I/O RAM bits ADC_E and CE_E are held in the zero state disabling both the ADC  
and the CE. When PLL_OK falls, the CE program counter is cleared immediately and all FIR processing  
halts.  
2.3.2 LCD Mode  
In LCD mode, the data contained in the LCD_SEG registers is displayed. Up to four LCD segments each  
connected to pins SEG18 and SEG19 can be made to blink without the involvement of the MPU, which is  
disabled in LCD mode. To minimize power, only segments that might be used should be enabled.  
LCD mode can be exited only by system power up, a timeout of the wake-up timer, or a push button.  
When the IC exits LCD mode, the MPU can discover the event that caused the exit by reading the inter-  
rupt flags and interpret them as follows:  
IE_WAKE = 1 indicates that the wake timer has expired.  
IE_PB =1 indicates that the pushbutton input (PB) was activated.  
COMPSTAT = 0 indicates that a reset occurred but that main power is not yet available.  
If none of the above conditions applies, system power (V3P3SYS) must have been restored  
After the transition from LCD mode to MISSION or BROWNOUT mode, the PC will be at 0x0000, the  
XRAM is in an undefined state and the I/O RAM is only partially preserved (see the description of I/O  
RAM states in Section 4.2). The GP0[7:0] through GP7[7:0] registers are preserved unless RESET goes  
high.  
2.3.3 SLEEP Mode  
In SLEEP mode, the battery current is minimized and only the Oscillator and RTC functions are active.  
This mode can be exited only by system power-up, a timeout of the wake-up timer, or a push button  
event.  
When the IC exits SLEEP mode, the MPU can discover the event that caused the exit by reading the in-  
terrupt flags and interpret them as follows:  
IE_WAKE = 1 indicates that the wake timer has expired.  
IE_PB =1 indicates that the pushbutton input (PB) was activated.  
COMPSTAT = 0 indicates that a reset occurred but that main power is not yet available.  
If none of the above conditions applies, system power (V3P3SYS) must have been restored  
After the transition from SLEEP mode to MISSION or BROWNOUT mode the PC will be at 0x0000, the  
XRAM is in an undefined state and the I/O RAM is only partially preserved (see the description of I/O  
RAM states in Section 4.2). The GP0[7:0] through GP7[7:0] registers are preserved unless RESET goes  
high.  
v1.2  
© 2005-2009 TERIDIAN Semiconductor Corporation  
57