欢迎访问ic37.com |
会员登录 免费注册
发布采购

71M6521BE-IGT/F 参数 Datasheet PDF下载

71M6521BE-IGT/F图片预览
型号: 71M6521BE-IGT/F
PDF下载: 下载PDF文件 查看货源
内容描述: 电能计量IC [Energy Meter IC]
分类和应用:
文件页数/大小: 97 页 / 1586 K
品牌: TERIDIAN [ TERIDIAN SEMICONDUCTOR CORPORATION ]
 浏览型号71M6521BE-IGT/F的Datasheet PDF文件第46页浏览型号71M6521BE-IGT/F的Datasheet PDF文件第47页浏览型号71M6521BE-IGT/F的Datasheet PDF文件第48页浏览型号71M6521BE-IGT/F的Datasheet PDF文件第49页浏览型号71M6521BE-IGT/F的Datasheet PDF文件第51页浏览型号71M6521BE-IGT/F的Datasheet PDF文件第52页浏览型号71M6521BE-IGT/F的Datasheet PDF文件第53页浏览型号71M6521BE-IGT/F的Datasheet PDF文件第54页  
71M6521BE  
Energy Meter IC  
DATA SHEET  
JANUARY 2008  
BROWNOUT Mode  
In BROWNOUT mode, most non-metering digital functions, as shown in Table 59, are active, including ICE, UART, EEPROM,  
and LCD. In BROWNOUT mode, a low bias current regulator will provide 2.5 Volts to V2P5 and the nonvolatile V2P5 net. The  
regulator has an output called BAT_OK to indicate that it has sufficient overhead. When BAT_OK = 0, the part will enter  
SLEEP mode.  
The V3P3D output pin is active in BROWNOUT mode, and low-current external components, such as EEPROMs can be  
supplied with the current from this pin while the chip is in BROWNOUT mode.  
From BROWNOUT mode, the processor can voluntarily enter LCD or SLEEP modes. When system power is restored, the part  
will automatically transition from any of the battery modes to mission mode, once the PLL has settled.  
The MPU will run at crystal clock rate in BROWNOUT mode. The value of MPU_DIV will be remembered (not changed) as the  
part enters and exits BROWNOUT.  
While PLL_OK = 0, the I/O RAM bits ADC_E and CE_E are held in zero state disabling both ADC and CE. When PLL_OK falls,  
the CE program counter is cleared immediately and all FIR processing halts. Figure 19 shows the functional blocks active in  
BROWNOUT mode.  
RESET  
MISSION  
V3P3SYS  
falls  
V1 > VBIAS  
V1 <= VBIAS  
IE_PLLRISE  
-> 1  
IE_PLLFALL  
-> 1  
V3P3SYS  
rises  
V3P3SYS  
rises  
LCD_ONLY  
BROWNOUT  
V3P3SYS  
rises  
RESET &  
VBAT_OK  
IE_PB -> 1  
IE_WAKE ->  
1
PB  
SLEEP or  
VBAT_OK  
timer  
LCD  
timer  
PB  
VBAT_OK  
VBAT_OK  
RESET &  
VBAT_OK  
SLEEP  
Figure 18: Operation Modes State Diagram  
Page: 50 of 97  
© 2005-2008 TERIDIAN Semiconductor Corporation  
V1.0