71M6515H
Energy Meter IC
DATA SHEET
MARCH 2008
Individual Register Descriptions
Registers for Pulse Generation Control
APULSEW (0x30), APULSER (0x31), APULSE3 (0x32), APULSE4 (0x33),
Figure 15 shows the registers that control the PULSEW, PULSER, PULSE3 and PULSE4 output pins if the corresponding
PULSE_SRCS register contains the decimal value 36. This figure uses the PULSER_SRC 8-bit portion of the PULSE_SRCS
register as an example: The internal pulse generation (CE) and the post-processor pulse generation are deselected, and
the APULSER register acts as the pulse generation source. In this setting (external pulse generation), the host is
responsible for updating the data in the APULSER register.
35: WSUM
CE
0: WSUM
1: WASUM
2: WBSUM
3: WCSUM
4: VARSUM
PULSER
OUTPUT
36
PULSER_SRC
3344::VVAARR22SSUUMM__EE
36: APULSER
HOST
Figure 15: Pulse Generation via APULSER Selected in the PULSER_SRC Register
PULSE_SRCS (0x43)
This register contains the pulse source selectors for the pulses generated by the PULSEW, PULSER, PULSE3 and
PULSE4 output pins. Pulse sources can be selected individually for internal (CE), external (post-processor) or external
(supplied by the host). The internal selection is valid for the PULSER and PULSEW generators only. The allocation of the
bytes in PULSE_SRCS is as follows:
31
24
23
16 15
PULSE3_SRC
8
7
0
PULSEW_SRC
PULSER_SRC
PULSE4_SRC
Source selector register for Source selector register for Source selector register for Source selector register for
the PULSEW generator the PULSER generator the PULSE3 generator the PULSE4 generator
Table 6 shows the codes used to select pulse sources.
PULSE_WIDTH (0x34)
This register contains the numerical value controlling the pulse width for the PULSEW and PULSER output pins. The
default value is 50, which amounts to 40.07ms. The pulse width PW follows the formula:
PW <= (2 * PULSE_WIDTH + 1)/2520.6
Page: 31 of 57
© 2005-2008 TERIDIAN Semiconductor Corporation
V1.4
TERIDIAN [ TERIDIAN SEMICONDUCTOR CORPORATION ]
