欢迎访问ic37.com |
会员登录 免费注册
发布采购

TS80C32X2-LCBR 参数 Datasheet PDF下载

TS80C32X2-LCBR图片预览
型号: TS80C32X2-LCBR
PDF下载: 下载PDF文件 查看货源
内容描述: 8位CMOS微控制器0-60兆赫 [8-bit CMOS Microcontroller 0-60 MHz]
分类和应用: 微控制器和处理器外围集成电路异步传输模式ATM时钟
文件页数/大小: 54 页 / 584 K
品牌: TEMIC [ TEMIC SEMICONDUCTORS ]
 浏览型号TS80C32X2-LCBR的Datasheet PDF文件第32页浏览型号TS80C32X2-LCBR的Datasheet PDF文件第33页浏览型号TS80C32X2-LCBR的Datasheet PDF文件第34页浏览型号TS80C32X2-LCBR的Datasheet PDF文件第35页浏览型号TS80C32X2-LCBR的Datasheet PDF文件第37页浏览型号TS80C32X2-LCBR的Datasheet PDF文件第38页浏览型号TS80C32X2-LCBR的Datasheet PDF文件第39页浏览型号TS80C32X2-LCBR的Datasheet PDF文件第40页  
TS80C52X2  
+5V  
EA/VPP  
VCC  
PROGRAM  
SIGNALS*  
ALE/PROG  
P0.0-P0.7  
D0-D7  
RST  
PSEN  
P2.6  
P2.7  
P3.3  
P3.6  
P3.7  
P1.0-P1.7  
P2.0-P2.4  
A0-A7  
CONTROL  
SIGNALS*  
A8-A12  
4 to 6 MHz  
XTAL1  
VSS  
GND  
* See Table 31. for proper value on these inputs  
Figure 11. Set-Up Modes Configuration  
8.3.3 Programming Algorithm  
The Improved Quick Pulse algorithm is based on the Quick Pulse algorithm and decreases the number of pulses  
applied during byte programming from 25 to 1.  
To program the TS87C52X2 the following sequence must be exercised:  
Step 1: Activate the combination of control signals.  
Step 2: Input the valid address on the address lines.  
Step 3: Input the appropriate data on the data lines.  
Step 4: Raise EA/VPP from VCC to VPP (typical 12.75V).  
Step 5: Pulse ALE/PROG once.  
Step 6: Lower EA/VPP from VPP to VCC  
Repeat step 2 through 6 changing the address and data for the entire array or until the end of the object file is  
reached (See Figure 12.).  
8.3.4 Verify algorithm  
Code array verify must be done after each byte or block of bytes is programmed. In either case, a complete verify  
of the programmed array will ensure reliable programming of the TS87C52X2.  
P 2.7 is used to enable data output.  
To verify the TS87C52X2 code the following sequence must be exercised:  
Step 1: Activate the combination of program and control signals.  
Step 2: Input the valid address on the address lines.  
Step 3: Read data on the data lines.  
Repeat step 2 through 3 changing the address for the entire array verification (See Figure 12.)  
36  
Rev. B - Jan. 25, 1999  
Preliminary  
 复制成功!