EVALUATION
KIT
AVAILABLE
1
TC520A
SERIAL INTERFACE ADAPTER FOR TC500 A/D CONVERTER FAMILY
FEATURES
s
s
s
s
s
s
Converts TC500/500A/510/514 to Serial Operation
Programmable Conversion Rate and Resolution
for Maximum Flexibility
Supports up to 17 Bits of Accuracy Plus
Polarity Bit
Low Power Operation: Typically 7.5mW
14-Pin DIP or 16-Pin SOIC Packages
Polled or Interrupt Mode Operation
GENERAL DESCRIPTION
The TC520A Serial Interface Adapter provides logic
control for TelCom's TC500/500A/510/514 family of dual
slope, integrating A/D converters. It directly manages TC500
converter phase control signals A, B, and CMPTR thereby
reducing host processor task loading and software complex-
ity. Communication with the TC520A is accomplished over
a 3 wire serial port. Key converter operating parameters are
programmable for complete user flexibility.
Data conversion initiated when the CE input is brought
low. The converted data (plus overrange and polarity bits)
are held in an 18 bit shift register until read by the processor,
or until the next conversion is completed. Data may be
clocked out of the TC520A at any time, and at any rate the
user prefers. A Data Valid (DV) output is driven active at the
start of each conversion cycle indicating the 18 bit shift
register update has just been completed. This signal may be
polled by the processor, or can be used as data ready
interrupt.
The TC520A timebase can be derived from an external
frequency source of up to 6MHz; or can operate from its own
external crystal. It requires a single 5V logic supply and
dissipates less than 7.5mW.
2
3
4
5
6
7
ORDERING INFORMATION
Part No.
TC520ACOE
TC520ACPD
TC500EV
Package
Operating
Temp. Range
16-Pin SOIC (Wide)
0°C to +70°C
14-Pin Plastic DIP
0°C to +70°C
Evaluation Kit for TC500 Family
PIN CONFIGURATION
VDD
VDD
DGND
CMPTR
B
A
OSCOUT
OSCIN
1
2
3
4
5
6
7
8
TC520ACOE
16
15
14
13
12
11
10
9
CE
DV
LOAD
DIN
DCLK
DOUT
READ
N/C
1
2
3
4
5
6
7
TC520ACPD
14
CE
DGND
CMPTR
B
A
OSCOUT
OSCIN
N/C
13
DV
12
LOAD
11
DIN
10
DCLK
9
8
DOUT
READ
FUNCTIONAL BLOCK DIAGRAM
VDD
GND
1
2
Pin Out of
14-Pin Package
11
8-BIT SHIFT REG.
8
GATE
8-BIT COUNTER
÷256
GATE
DIN
A
B
CMPTR
CE
DV
5
4
3
14
13
LOGIC
CONTROL
TIME OUT
FORCE AUTO-ZERO
POLARITY BIT
9
18-BIT SHIFT REGISTER
CLEAR COUNT
16
GATE
10
DOUT
DCLK
12
LOAD
OSCIN
OSCOUT
7
6
÷4
SYSCLK
GATE
16-BIT COUNTER
OVERRANGE
BIT
8
READ
TC520A-1 9/16/96
8
3-39
TELCOM SEMICONDUCTOR, INC.
TELCOM [ TELCOM SEMICONDUCTOR, INC ]
