TSL3301−LF
102
×
1 LINEAR OPTICAL SENSOR ARRAY
WITH ANALOG-TO-DIGITAL CONVERTER
TAOS0078C
−
APRIL 2007
Table 1. Gain Settings and Results
GAIN CODE
0
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
RELATIVE GAIN
1
1.02
1.05
1.07
1.09
1.12
1.15
1.18
1.21
1.24
1.27
1.31
1.34
1.38
1.43
1.47
2.17
2.22
2.27
2.33
2.38
2.44
2.50
2.56
2.63
2.70
2.78
2.86
2.94
3.03
3.13
% INCREASE
GAIN CODE
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
RELATIVE GAIN
1.52
1.57
1.62
1.68
1.74
1.81
1.88
1.96
2.05
2.14
2.24
2.35
2.48
2.61
2.77
2.94
% INCREASE
3.23
3.33
3.45
3.57
3.70
3.85
4.00
4.17
4.35
4.55
4.76
5.00
5.26
5.56
5.88
6.25
Serial interface
The serial interface follows a USART format, with start bit, 8 data bits, and one or more stop bits. Data is clocked
in synchronously on the rising edge of SCLK and clocked out on the falling edge of SCLK. Stop bits are not
required on the input. When clocking data out continuously (i.e., reading out pixels) there will be one stop bit
between data words.
The receive and transmit state machines are independent, which means commands can be issued while
reading data. This feature allows starting new integration cycles while reading data. Note that this allows
undefined conditions so care must be taken not to issue commands that will cause outputs (such as register
read) while reading out data. For instance, issuing a register read command while reading out image data will
result in garbage out. Likewise, it is possible to change offset and gain registers during a readout, which can
give unpredictable results.
It is not necessary to have a continuously active clock, but a minimum of 5 clocks after the stop bit is required
after any command has been issued to ensure that the corresponding internal logic actions have been
completed. When reading register contents, there will be a 4-clock delay from the completion of the
REGRead
command before the register contents are output (see Figure 5). When reading out pixel values, there will be
a 44-clock delay from completion of the
READPixel
command until the first pixel data is output. When starting
integration (STARTInt), it is necessary to have 22 clocks to complete the pixel reset cycle (see
Imaging
below).
Copyright
E
2007, TAOS Inc.
r
r
The
LUMENOLOGY
r
Company
4
www.taosinc.com