欢迎访问ic37.com |
会员登录 免费注册
发布采购

TSL2569 参数 Datasheet PDF下载

TSL2569图片预览
型号: TSL2569
PDF下载: 下载PDF文件 查看货源
内容描述: 光 - 数字转换器 [LIGHT-TO-DIGITAL CONVERTER]
分类和应用: 转换器
文件页数/大小: 36 页 / 395 K
品牌: TAOS [ TEXAS ADVANCED OPTOELECTRONIC SOLUTIONS ]
 浏览型号TSL2569的Datasheet PDF文件第5页浏览型号TSL2569的Datasheet PDF文件第6页浏览型号TSL2569的Datasheet PDF文件第7页浏览型号TSL2569的Datasheet PDF文件第8页浏览型号TSL2569的Datasheet PDF文件第10页浏览型号TSL2569的Datasheet PDF文件第11页浏览型号TSL2569的Datasheet PDF文件第12页浏览型号TSL2569的Datasheet PDF文件第13页  
TSL2568, TSL2569
LIGHT-TO-DIGITAL CONVERTER
TAOS091D − DECEMBER 2008
When an SMBus Block Write or Block Read is initiated (see description of COMMAND Register), the byte
following the COMMAND byte is ignored but is a requirement of the SMBus specification. This field contains
the byte count (i.e. the number of bytes to be transferred). The TSL2568 (SMBus) device ignores this field and
extracts this information by counting the actual number of bytes transferred before the Stop condition is
detected.
When an I
2
C Write or I
2
C Read (Combined Format) is initiated, the byte count is also ignored but follows the
SMBus protocol specification. Data bytes continue to be transferred from the TSL2569 (I
2
C) device to Master
until a NACK is sent by the Master.
The data formats supported by the TSL2568 and TSL2569 devices are:
D
Master transmitter transmits to slave receiver (SMBus and I
2
C):
The transfer direction in this case is not changed.
D
Master reads slave immediately after the first byte (SMBus only):
At the moment of the first acknowledgment (provided by the slave receiver) the master transmitter
becomes a master receiver and the slave receiver becomes a slave transmitter.
D
Combined format (SMBus and I
2
C):
During a change of direction within a transfer, the master repeats both a START condition and the slave
address but with the R/W bit reversed. In this case, the master receiver terminates the transfer by
generating a NACK on the last byte of the transfer and a STOP condition.
For a complete description of SMBus protocols, please review the SMBus Specification at
http://www.smbus.org/specs. For a complete description of I
2
C protocols, please review the I
2
C Specification
at http://www.semiconductors.philips.com.
1
S
7
Slave Address
1
Wr
1
A
X
8
Data Byte
1
A
X
1
P
A
P
Rd
S
Sr
Wr
X
Acknowledge (this bit position may be 0 for an ACK or 1 for a NACK)
Stop Condition
Read (bit value of 1)
Start Condition
Repeated Start Condition
Write (bit value of 0)
Shown under a field indicates that that field is required to have a value of X
Continuation of protocol
Master-to-Slave
Slave-to-Master
...
Figure 7. SMBus and I
2
C Packet Protocol Element Key
The
LUMENOLOGY
r
Company
r
r
www.taosinc.com
Copyright
E
2008, TAOS Inc.
9