欢迎访问ic37.com |
会员登录 免费注册
发布采购

CC2430ZF128RTCR 参数 Datasheet PDF下载

CC2430ZF128RTCR图片预览
型号: CC2430ZF128RTCR
PDF下载: 下载PDF文件 查看货源
内容描述: 真正的系统级芯片解决方案的2.4 GHz IEEE 802.15.4 / ZigBee的 [A True System-on-Chip solution for 2.4 GHz IEEE 802.15.4 / ZigBee]
分类和应用:
文件页数/大小: 212 页 / 1862 K
品牌: TAOS [ TEXAS ADVANCED OPTOELECTRONIC SOLUTIONS ]
 浏览型号CC2430ZF128RTCR的Datasheet PDF文件第189页浏览型号CC2430ZF128RTCR的Datasheet PDF文件第190页浏览型号CC2430ZF128RTCR的Datasheet PDF文件第191页浏览型号CC2430ZF128RTCR的Datasheet PDF文件第192页浏览型号CC2430ZF128RTCR的Datasheet PDF文件第194页浏览型号CC2430ZF128RTCR的Datasheet PDF文件第195页浏览型号CC2430ZF128RTCR的Datasheet PDF文件第196页浏览型号CC2430ZF128RTCR的Datasheet PDF文件第197页  
CC2430  
Radio : Radio Registers  
CSPY (0xDF13)  
Bit  
Name  
Reset  
R/W  
Description  
CSP Y Data register. Used by CSP INCY, DECY,  
INCMAXY, RANDXY and conditional instructions  
7:0  
CSPY  
0x00  
R/W  
CSPZ (0xDF14)  
Bit  
Name  
Reset  
R/W  
Description  
CSP Z Data register. Used by CSP DECZ and conditional  
instructions  
7:0  
CSPZ  
0x00  
R/W  
CSPCTRL (0xDF15)  
Bit  
Name  
Reset  
R/W  
Description  
Reserved, read as 0  
7:1  
0
-
0x00  
0
R0  
CSP CPU control input. Used by CSP conditional  
instructions.  
CPU_CTRL  
R/W  
RFPWR (0xDF17)  
Bit  
Name  
Reset  
R/W  
Description  
Reserved, read as 0.  
7:5  
4
-
0
1
R0  
R
ADI_RADIO_PD is a delayed version of  
RREG_RADIO_PD. The delay is set by  
RREG_DELAY[2:0].  
ADI_RADIO_PD  
When ADI_RADIO_PD is 0, all analog modules in the radio  
are set in power down.  
ADI_RADIO_PDis read only.  
Power down of the voltage regulator to the analog part of  
the radio. This signal is used to enable or disable the  
analog radio.  
3
RREG_RADIO_PD  
1
R/W  
R/W  
0 : Power up  
1 : Power down  
Delay value used in power-on for voltage regulator  
2:0  
RREG_DELAY[2:0]  
100  
VREG_DELAY[2:0]  
Delay  
0
Units  
000  
001  
010  
011  
100  
101  
110  
111  
µs  
µs  
µs  
µs  
µs  
µs  
µs  
µs  
31  
63  
125  
250  
500  
1000  
2000  
CC2430 Data Sheet (rev. 2.1) SWRS036F  
Page 193 of 211  
 复制成功!