欢迎访问ic37.com |
会员登录 免费注册
发布采购

CC1111F32RSP 参数 Datasheet PDF下载

CC1111F32RSP图片预览
型号: CC1111F32RSP
PDF下载: 下载PDF文件 查看货源
内容描述: 低功耗低于1 GHz的射频系统级芯片(SoC )与MCU,存储器,收发器和USB控制器 [Low-power sub-1 GHz RF System-on-Chip (SoC) with MCU, memory, transceiver, and USB controller]
分类和应用: 存储射频控制器PC
文件页数/大小: 240 页 / 2823 K
品牌: TAOS [ TEXAS ADVANCED OPTOELECTRONIC SOLUTIONS ]
 浏览型号CC1111F32RSP的Datasheet PDF文件第216页浏览型号CC1111F32RSP的Datasheet PDF文件第217页浏览型号CC1111F32RSP的Datasheet PDF文件第218页浏览型号CC1111F32RSP的Datasheet PDF文件第219页浏览型号CC1111F32RSP的Datasheet PDF文件第221页浏览型号CC1111F32RSP的Datasheet PDF文件第222页浏览型号CC1111F32RSP的Datasheet PDF文件第223页浏览型号CC1111F32RSP的Datasheet PDF文件第224页  
CC1110Fx / CC1111Fx  
0xDF19: AGCCTRL0 – AGC Control  
Bit Field Name  
Reset  
R/W  
Description  
7:6 HYST_LEVEL[1:0]  
10  
R/W  
Sets the level of hysteresis on the magnitude deviation  
(internal AGC signal that determines gain changes).  
00  
01  
No hysteresis, small symmetric dead zone, high gain  
Low hysteresis, small asymmetric dead zone, medium  
gain  
Medium hysteresis, medium asymmetric dead zone,  
medium gain  
10  
11  
Large hysteresis, large asymmetric dead zone, low gain  
5:4 WAIT_TIME[1:0]  
01  
R/W  
Sets the number of channel filter samples from a gain  
adjustment has been made until the AGC algorithm starts  
accumulating new samples.  
00  
01  
10  
11  
8
16  
24  
32  
3:2 AGC_FREEZE[1:0]  
00  
R/W  
Controls when the AGC gain should be frozen.  
00  
01  
Normal operation. Always adjust gain when required.  
The gain setting is frozen when a sync word has been  
found.  
Manually freeze the analog gain setting and continue to  
adjust the digital gain.  
10  
11  
Manually freezes both the analog and the digital gain  
settings. Used for manually overriding the gain.  
1:0 FILTER_LENGTH[1:0]  
01  
R/W  
Sets the averaging length for the amplitude from the channel  
filter. Please use the SmartRF® Studio software [9] for  
recommended settings.  
00  
01  
10  
11  
8
16  
32  
64  
0xDF1A: FREND1 – Front End RX Configuration  
Bit Field Name  
Reset  
R/W  
Description  
7:6 LNA_CURRENT[1:0]  
01  
01  
01  
10  
R/W  
R/W  
R/W  
R/W  
Adjusts front-end LNA PTAT current output  
Adjusts front-end PTAT outputs  
5:4 LNA2MIX_CURRENT[1:0]  
3:2 LODIV_BUF_CURRENT_RX[1:0]  
1:0 MIX_CURRENT[1:0]  
Adjusts current in RX LO buffer (LO input to mixer)  
Adjusts current in mixer  
SWRS033E  
Page 220 of 239  
 
 
 复制成功!