欢迎访问ic37.com |
会员登录 免费注册
发布采购

CC1110FX 参数 Datasheet PDF下载

CC1110FX图片预览
型号: CC1110FX
PDF下载: 下载PDF文件 查看货源
内容描述: 低功耗低于1 GHz的射频系统级芯片(SoC )与MCU,存储器,收发器和USB控制器 [Low-power sub-1 GHz RF System-on-Chip (SoC) with MCU, memory, transceiver, and USB controller]
分类和应用: 存储射频控制器
文件页数/大小: 240 页 / 2823 K
品牌: TAOS [ TEXAS ADVANCED OPTOELECTRONIC SOLUTIONS ]
 浏览型号CC1110FX的Datasheet PDF文件第222页浏览型号CC1110FX的Datasheet PDF文件第223页浏览型号CC1110FX的Datasheet PDF文件第224页浏览型号CC1110FX的Datasheet PDF文件第225页浏览型号CC1110FX的Datasheet PDF文件第227页浏览型号CC1110FX的Datasheet PDF文件第228页浏览型号CC1110FX的Datasheet PDF文件第229页浏览型号CC1110FX的Datasheet PDF文件第230页  
CC1110Fx / CC1111Fx  
15 Voltage Regulators  
The voltage regulator requires an external  
decoupling capacitor connected to the DCOUPL  
pin as described in section 10 on page 36.  
The CC1110Fx/CC1111Fx includes a low drop-out  
voltage regulator. This is used to provide a 1.8  
V power supply to the CC1110Fx/CC1111Fx digital  
power supply. The voltage regulator should not  
be used to provide power to external circuits  
because of limited power sourcing capability  
and also due to noise considerations.  
15.1 Voltage Regulator Power-on  
The voltage regulator is disabled when the  
CC1110Fx/CC1111Fx is placed in power modes  
PM2 or PM3 (see section 13.1). When the  
voltage regulator is disabled, register and RAM  
contents will be retained while the unregulated  
2.0 V - 3.6 V power supply is present.  
The voltage regulator input pin AVDD_DREG is  
to be connected to the unregulated 2.0 V to 3.6  
V power supply. The output of the digital  
regulator is connected internally in the  
CC1110Fx/CC1111Fx to the digital power supply.  
16 Radio Test Output Signals  
For debug and test purposes, a number of  
internal status signals in the radio may be  
output on the port pins P1_7 – P1_5. This  
debug option is controlled through the RF  
registers IOCFG2-IOCFG0. Table 74 shows  
the value written to IOCFGx.GDOx_CFG[5:0]  
with the corresponding internal signals that will  
be output in each case.  
Setting IOCFGx.GDOx_CFG to a value other  
than 0 will override the P1SEL_SELP1_7,  
P1SEL_SELP1_6,  
and  
P1SEL_SELP1_5  
settings, and the pins will automatically  
become outputs.  
GDO0_CFG[5:0]  
GDO1_CFG[5:0]  
GDO2_CFG[5:0]  
Description  
000000  
The pin is configured according to the I/O registers. See 13.4.11  
Reserved  
000001 – 000111  
001000  
Preamble Quality Reached. Asserts when the PQI is above the programmed PQT value.  
001001  
Clear channel assessment. High when RSSI level is below threshold (dependent on the current  
CCA_MODEsetting)  
001010 – 001101  
001110  
Reserved  
Carrier sense. High if RSSI level is above threshold.  
001111  
CRC_OK. The last CRC comparison matched. Cleared when entering/restarting RX mode.  
010000 - 010101  
010110  
Reserved  
RX_HARD_DATA[1]. Can be used together with RX_SYMBOL_TICK for alternative serial RX output.  
RX_HARD_DATA[0]. Can be used together with RX_SYMBOL_TICK for alternative serial RX output.  
Reserved  
010111  
011000 – 011010  
011011  
PA_PD. Can be used to control an external PA or RX/TX switch. Signal is asserted when the radio  
enters TX state.  
LNA_PD. Can be used to control an external LNA or RX/TX switch. Signal is asserted when the radio  
enters RX state.  
011100  
011101  
RX_SYMBOL_TICK. Can be used together with RX_HARD_DATA for alternative serial RX output.  
Reserved  
011110 - 101110  
HW to 0 (HW1 achieved by setting GDOx_INV=1). Can be used to control an external LNA/PA or  
RX/TX switch.  
101111  
110000 - 111111  
Reserved  
Table 74: Radio Test Output Signals  
SWRS033E  
Page 226 of 239