欢迎访问ic37.com |
会员登录 免费注册
发布采购

SM59R05A5L25 参数 Datasheet PDF下载

SM59R05A5L25图片预览
型号: SM59R05A5L25
PDF下载: 下载PDF文件 查看货源
内容描述: SM59R16A5 / SM59R09A5 / SM59R05A5\n8位微控制器\n64KB / 36KB / 20KB具有ISP功能的Flash\n和2KB RAM的嵌入式 [SM59R16A5/SM59R09A5/SM59R05A5 8-Bit Micro-controller 64KB/36KB/20KB with ISP Flash & 2KB RAM embedded]
分类和应用: 微控制器
文件页数/大小: 89 页 / 3025 K
品牌: SYNCMOS [ SYNCMOS TECHNOLOGIES,INC ]
 浏览型号SM59R05A5L25的Datasheet PDF文件第68页浏览型号SM59R05A5L25的Datasheet PDF文件第69页浏览型号SM59R05A5L25的Datasheet PDF文件第70页浏览型号SM59R05A5L25的Datasheet PDF文件第71页浏览型号SM59R05A5L25的Datasheet PDF文件第73页浏览型号SM59R05A5L25的Datasheet PDF文件第74页浏览型号SM59R05A5L25的Datasheet PDF文件第75页浏览型号SM59R05A5L25的Datasheet PDF文件第76页  
SM59R16A5/SM59R09A5/SM59R05A5  
8-Bit Micro-controller  
64KB/36KB/20KB with ISP Flash  
& 2KB RAM embedded  
18. 10-bit Analog-to-Digital Converter (ADC)  
The SM59R16A5 provides eight channels 10-bit ADC. The Digital output DATA [9:0] were put into ADCD [9:0]. The ADC  
interrupt vector is 53H.  
The ADC SFR show as below:  
Mnemonic  
Description  
Direct  
Bit 7  
Bit 6  
Bit 5  
ADC  
Bit 4  
Bit 3  
Bit 2  
Bit 1  
Bit 0  
RESET  
ADC Control  
register 1  
ADC Control  
register 2  
ADC data high  
byte  
ADC data low  
byte  
ADCC1  
ADCC2  
ADCDH  
ABh ADC7ENADC6ENADC5ENADC4ENADC3ENADC2ENADC1ENADC0EN  
00H  
00H  
00H  
ACh  
ADh  
Start ADJUST  
-
-
-
ADCCH[2:0]  
ADCDH [7:0]  
ADCDL [7:0]  
ADCDL  
ADCCS  
AEh  
AFh  
00H  
00H  
ADC clock select  
-
-
-
ADCCS[4:0]  
Address: ABh  
Mnemonic: ADCC1  
7
6
5
4
3
2
1
0
Reset  
00H  
ADC7EN ADC6EN ADC5EN ADC4EN ADC3EN ADC2EN ADC1EN ADC0EN  
ADC7EN: ADC channels 7 enable.  
ADC7EN = 1 – Enable ADC channel 7  
ADC6EN: ADC channels 6 enable.  
ADC6EN = 1 – Enable ADC channel 6  
ADC5EN: ADC channels 5 enable.  
ADC5EN = 1 – Enable ADC channel 5  
ADC4EN: ADC channels 4 enable.  
ADC4EN = 1 – Enable ADC channel 4  
ADC3EN: ADC channels 3 enable.  
ADC3EN = 1 – Enable ADC channel 3  
ADC2EN: ADC channels 2 enable.  
ADC2EN = 1 – Enable ADC channel 2  
ADC1EN: ADC channels 1 enable.  
ADC1EN = 1 – Enable ADC channel 1  
ADC0EN: ADC channels 0 enable.  
ADC0EN = 1 – Enable ADC channel 0  
Mnemonic: ADCC2  
Address: ACh  
Rese  
7
6
5
-
4
-
3
-
2
1
0
t
Start ADJUST  
ADCCH[2:0]  
00H  
Start: When this bit is set, the ADC will be start conversion.  
ADJUST: Adjust the format of ADC conversion DATA.  
ADJUST = 0: (default value)  
ADC data high byte ADCD [9:2] = ADCDH [7:0].  
ADC data low byte ADCD [1:0] = ADCDL [1:0].  
ADJUST = 1:  
ADC data high byte ADCD [9:8] = ADCDH [1:0].  
ADC data low byte ADCD [7:0] = ADCDL [7:0].  
ADCCH[2:0]: ADC channel select.  
ADCCH [2:0]  
000  
Channel  
0
1
001  
Specifications subject to change without notice contact your sales representatives for the most recent information.  
ISSFD-M047 72 Ver.G SM59R16A5 01/2014