欢迎访问ic37.com |
会员登录 免费注册
发布采购

SM59R05A5L25 参数 Datasheet PDF下载

SM59R05A5L25图片预览
型号: SM59R05A5L25
PDF下载: 下载PDF文件 查看货源
内容描述: SM59R16A5 / SM59R09A5 / SM59R05A5\n8位微控制器\n64KB / 36KB / 20KB具有ISP功能的Flash\n和2KB RAM的嵌入式 [SM59R16A5/SM59R09A5/SM59R05A5 8-Bit Micro-controller 64KB/36KB/20KB with ISP Flash & 2KB RAM embedded]
分类和应用: 微控制器
文件页数/大小: 89 页 / 3025 K
品牌: SYNCMOS [ SYNCMOS TECHNOLOGIES,INC ]
 浏览型号SM59R05A5L25的Datasheet PDF文件第37页浏览型号SM59R05A5L25的Datasheet PDF文件第38页浏览型号SM59R05A5L25的Datasheet PDF文件第39页浏览型号SM59R05A5L25的Datasheet PDF文件第40页浏览型号SM59R05A5L25的Datasheet PDF文件第42页浏览型号SM59R05A5L25的Datasheet PDF文件第43页浏览型号SM59R05A5L25的Datasheet PDF文件第44页浏览型号SM59R05A5L25的Datasheet PDF文件第45页  
SM59R16A5/SM59R09A5/SM59R05A5
8-Bit Micro-controller
64KB/36KB/20KB with ISP Flash
& 2KB RAM embedded
Contents of
Timer 2
CRC or CCx
Reload value
CCx Output
CCx Output
Output register
Shadow register
Timer 2 = CCx value
8.3.
Capture function
Actual timer/counter contents can be saved into registers CCx or CRC upon an external event (mode 0) or a software
write operation (mode 1).
8.3.1.
Capture Mode 0
In mode 0, value capture of Timer 2 is executed when:
(a) Rising edge on input CC0-CC3
(b) Falling edge on input CC0-CC3
(c) Both rising and falling edge on input CC0-CC3
The contents of Timer 2 will be latched into the appropriate capture register.
8.3.2.
Capture Mode 1
In mode 1, value capture of timer 2 is caused by writing any value into the low-order byte of the dedicated capture register.
The value written to the capture register is irrelevant to this function. The contents of Timer 2 will be latched into the
appropriate capture register.
Specifications subject to change without notice contact your sales representatives for the most recent information.
ISSFD-M047
41
Ver.G SM59R16A5 01/2014