欢迎访问ic37.com |
会员登录 免费注册
发布采购

OB59A16U1U48VP 参数 Datasheet PDF下载

OB59A16U1U48VP图片预览
型号: OB59A16U1U48VP
PDF下载: 下载PDF文件 查看货源
内容描述: SM59A16U1 8位微控制器 64KB具有ISP闪存 & 6K + 256B RAM嵌入式 [SM59A16U1 8-Bit Micro-controller 64KB with ISP Flash & 6K+256B RAM embedded]
分类和应用: 闪存微控制器
文件页数/大小: 146 页 / 4372 K
品牌: SYNCMOS [ SYNCMOS TECHNOLOGIES,INC ]
 浏览型号OB59A16U1U48VP的Datasheet PDF文件第132页浏览型号OB59A16U1U48VP的Datasheet PDF文件第133页浏览型号OB59A16U1U48VP的Datasheet PDF文件第134页浏览型号OB59A16U1U48VP的Datasheet PDF文件第135页浏览型号OB59A16U1U48VP的Datasheet PDF文件第137页浏览型号OB59A16U1U48VP的Datasheet PDF文件第138页浏览型号OB59A16U1U48VP的Datasheet PDF文件第139页浏览型号OB59A16U1U48VP的Datasheet PDF文件第140页  
SM59A16U1  
8-Bit Micro-controller  
64KB with ISP Flash  
& 6K+256B RAM embedded  
During hardware reset period, if they meet one of above conditions, chip will switch to ISP mode automatically. After  
ISP service program executed, user need to reset the SM59A16U1, either by hardware reset or by WDT, or jump to the  
address 0x0000h to re-start the firmware program.  
There are 8 kinds of entry mechanisms for user different applications. This entry method will select on the writer or ISP.  
(1) First Address Blank. i.e. 0x0000h = 0xFF. And triggered by Internal reset signal.  
(2) First Address Blank. i.e. 0x0000h = 0xFF. And triggered by PAD reset signal.  
(3) P3.4 = 0. And triggered by Internal reset signal.  
(4) P3.4 = 0. And triggered by PAD reset signal.  
(5) RXD0 received 0x55 data (baud rate is 57600bps). And triggered by Internal reset signal.  
(6) RXD0 received 0x55 data (baud rate is 57600bps). And triggered by PAD reset signal.  
(7) USB Endpoint 0 received sequence data: 0x40, 0x20, 0x5A, 0xA5, 0x69, 0x96, 0x02, 0x00. And triggered by  
Internal reset signal.  
(8) USB Endpoint 0 received sequence data: 0x40, 0x20, 0x5A, 0xA5, 0x69, 0x96, 0x02, 0x00. And triggered by  
Internal reset signal.  
21.5  
ISP register TAKEY, IFCON, ISPFAH, ISPFAL, ISPFD and ISPFC  
Mnemonic  
Description  
Dir.  
Bit 7  
Bit 6  
Bit 5  
Bit 4  
Bit 3  
Bit 2  
Bit 1  
Bit 0  
RST  
ISP function  
Time Access Key  
register  
Interface Control  
register  
TAKEY  
IFCON  
F7h  
8Fh  
TAKEY [7:0]  
ALEC. ALEC.  
00H  
00H  
ITS  
CDPR  
F32K  
F16K  
EMEN  
ISPE  
1
0
ISP Flash  
ISPFAH  
ISPFAL  
Address High  
register  
ISP Flash  
Address - Low  
register  
ISP Flash Data  
register  
E1h  
E2h  
ISPFAH [7:0]  
FFH  
FFH  
ISPFAL [7:0]  
ISPFD [7:0]  
ISPFD  
ISPFC  
E3h  
E4h  
FFH  
00H  
ISP Flash Control  
register  
EMF1 EMF2 EMF3 EMF4  
-
ISPF[2:0]  
21.6  
Time Access Key Register( TAKEY )  
Mnemonic: TAKEY  
Address: F7H  
7
6
5
4
3
2
1
0
Reset  
00H  
TAKEY [7:0]  
ISP enable bit (ISPE) is read-only by default, software must write three specific values 55h, AAh and 5Ah  
sequentially to the TAKEY register to enable the ISPE bit write attribute. That is:  
MOV TAKEY, #55h  
MOV TAKEY, #0AAh  
MOV TAKEY, #5Ah  
Specifications subject to change without notice contact your sales representatives for the most recent information.  
ISSFD-M071  
Ver A SM59A16U1 04/12/2013  
- 136 -