HV6008
32-Channel
±
40V Liquid Crystal Display Row Driver
Ordering Information
Package Options
44-Lead
Quad Plastic Chip Carrier
HV6008PJ
44-Lead
Quad Plastic Gullwing
HV6008PG
HV6008
Features
Symmetrical
±
40V output swing
Active return to GND
15mA peak source/sink/GND current per channel
+5V control logic
Special shift register with clear
Phase shift control
Output enable
Data out enable
1MHz shift register
Surface mount package available
bs
o
-6V
+6V
+42V
-42V
V
DD1
- 0.3V to V
DD2
+ 0.3V
700mA
1W
-40°C to +85°C
-65°C to +150°C
1
Absolute Maximum Rati
te
Ratings
Supply voltage, V
DD11
oltage,
1
Supply
voltage, V
DD21
ly
O
Supply voltage, V
PP1,2
age,
Supply voltage, V
NN1,2
Logic input levels
1
els
Ground currrent
2
Continuous total power dissipation
3
Operating temperature range
Storage temperature range
03/28/07
Notes:
1. All voltages are referenced to GND.
2. Duty cycle is limited by the total power dissipated in the package.
3. For operation above 25°C ambient derate linearly to 85°C at 16.7mW/°C.
Supertex Inc. does not recommend the use of its products in life support applications and will not knowingly sell its products for use in such applications unless it receives an adequate "products liability
indemnification insurance agreement." Supertex does not assume responsibility for use of devices described and limits its liability to the replacement of devices determined to be defective due to
workmanship. No responsibility is assumed for possible omissions or inaccuracies. Circuitry and specifications are subject to change without notice. For the latest product specifications, refer to the
Supertex website: http://www.supertex.com. For complete liability information on all Supertex products, refer to the most current databook or to the Legal/Disclaimer page on the Supertex website.
le
te
General
Description
ral
Not recommended for new designs.
commended
nded
ne
designs
esigns
Device
The HV60 is a 32-channel liquid cr
e
32-channe quid
crystal display driver with 3-state
D
DMOS outputs. Each output c be set to +40V, -40V, or GND.
can
A symmetric waveform can be applied to a capacitive load using
the phase shift feature of the HV60.
The HV60 consists of a 32-bit shift register with Clear, Enable, and
hase
log
Phase Shift logic, and 32 high voltage output buffers. With the
Enable pin held low, all outputs are placed in the return to zero
(GND
state.
(GND) state When Enable is high, each output reflects the data
in its shift register bit. All outputs with a logic “0” in their shift
registe
register will be in the return to zero state. Outputs with a logic “1”
th
in their shift register will reflect the state of the phase shift pin.
T
These outputs will be switched to V
PP
when phase shift is high and
V
NN
when phase shift is logic “0”.
Additional functions provided are Shift Register Clear and Data
Out. All bits of the shift register are changed to logic “0” when Clear
is pulled low. With Clear at a logic “1”, normal shift register
operation proceeds. The data output reflects the status of the
32nd shift register stage.
SUPERTEX [ Supertex, Inc ]
