欢迎访问ic37.com |
会员登录 免费注册
发布采购

HV3527 参数 Datasheet PDF下载

HV3527图片预览
型号: HV3527
PDF下载: 下载PDF文件 查看货源
内容描述: 275V , 64通道串行到并行转换器与高压推挽输出 [275V, 64-Channel Serial to Parallel Converter with High Voltage Push-Pull Outputs]
分类和应用: 转换器高压
文件页数/大小: 5 页 / 411 K
品牌: SUPERTEX [ Supertex, Inc ]
 浏览型号HV3527的Datasheet PDF文件第2页浏览型号HV3527的Datasheet PDF文件第3页浏览型号HV3527的Datasheet PDF文件第4页浏览型号HV3527的Datasheet PDF文件第5页  
HV3527
275V, 64-Channel Serial to Parallel Converter
with High Voltage Push-Pull Outputs
Ordering Information
Package Options
Device
HV3527
Recommended
Operating
V
PP
Max
275V
80-Lead
Quad Plastic
Gullwing
HV3527PG
Features
HVCMOS
®
technology
Output voltages up to 275V
Low power level shifting
Shift register speed 6MHz @ V
DD
= 5V
Latched data outputs
Output polarity and blanking
CMOS compatible inputs
Forward and reverse shifting options
General Description
(Not recommended for new designs. Please use HV507 with
improved performance.)
The HV35 is a low voltage serial to high voltage parallel converter
with push-pull outputs. This device has been designed for use as
a printer driver for electrostatic applications. It can also be used
in any application requiring multiple output high voltage, low
current sourcing and sinking capabilities.
The device consists of a 64-bit shift register, 64 latches, and
control logic to perform the polarity select and blanking of the
outputs. A DIR pin controls the direction of data shift through the
device. With DIR grounded, D
IOA
is Data-In and D
IOB
is Data-Out;
data is shifted from HV
OUT
64 to HV
OUT
1. When DIR is at logic high,
D
IOB
is Data-In and D
IOA
is Data-Out: data is then shifted from
HV
OUT
1 to HV
OUT
64. Data is shifted through the shift register on
the low to high transition of the clock. Data output buffers are
provided for cascading devices. Operation of the shift register is
not affected by the LE (latch enable), BL (blanking), or the POL
(polarity) inputs. Transfer of data from the shift register to the latch
occurs when the LE (latch enable) is high. The data in the latch is
stored during LE transition from high to low.
A bias pin is used to ensure that the device operates at full V
PP
voltage.
Absolute Maximum Ratings
1
Supply voltage, V
DD
Supply voltage, V
PP
Logic input levels
Ground current
2
High voltage supply current
2
Continuous total power dissipation
3
Operating temperature range
Storage temperature range
-0.5V to +6V
V
DD
to 300V
-0.5V to V
DD
+0.5V
1.5A
1.3A
1200mW
0°C to +70°C
-65°C to +150°C
Notes:
1. All voltages are referenced to GND.
2. Connection to all power and ground pads is required. Duty cycle is limited by
the total power dissipated in the package.
3. For operation above 25°C ambient derate linearly to 85°C at 15mW/°C.
12-13