欢迎访问ic37.com |
会员登录 免费注册
发布采购

SMM764FR3 参数 Datasheet PDF下载

SMM764FR3图片预览
型号: SMM764FR3
PDF下载: 下载PDF文件 查看货源
内容描述: 四通道有源直流输出控制器,监视器, Marginer和序列与序列, Link [Four-Channel Active DC Output Controller, Monitor, Marginer and Sequencer with Sequence-Link⑩]
分类和应用: 监视器控制器
文件页数/大小: 33 页 / 386 K
品牌: SUMMIT [ SUMMIT MICROELECTRONICS, INC. ]
 浏览型号SMM764FR3的Datasheet PDF文件第7页浏览型号SMM764FR3的Datasheet PDF文件第8页浏览型号SMM764FR3的Datasheet PDF文件第9页浏览型号SMM764FR3的Datasheet PDF文件第10页浏览型号SMM764FR3的Datasheet PDF文件第12页浏览型号SMM764FR3的Datasheet PDF文件第13页浏览型号SMM764FR3的Datasheet PDF文件第14页浏览型号SMM764FR3的Datasheet PDF文件第15页  
SMM764  
Preliminary Information  
AC OPERATING CHARICTERISTICS  
Over recommended operating conditions, unless otherwise noted. All voltages are relative to GND. See Figure 5  
and 6 Timing diagrams.  
Symbol  
Description  
Conditions  
Min  
Typ  
Max  
Unit  
tDPON = 0.64ms  
Programmable power-on delay  
from restart timer expiration to  
PUPX active.  
tDPON = 12.5ms  
tDPON = 25ms  
tDPON  
-25  
tDPON  
+25  
%
t
DPON = 50ms  
Programmable power-off delay  
from VMX off to PUPX inactive  
tDPOFF = 0.64ms  
tDPOFF = 12.5ms  
tPRTO = 0.64ms  
tDPOFF  
-25  
-25  
tDPOFF  
+25  
+25  
%
%
tPRTO = 25ms  
Programmable reset time-out delay  
tPRTO  
tPRTO  
tPRTO = 100ms  
tPRTO = 200ms  
tSTT = OFF  
Programmable sequence  
termination timer  
tSTT = 100ms  
tSTT  
-25  
tSTT  
+25  
%
tSTT = 200ms  
tSTT = 400ms  
Time from restart timer  
expiration to PUPX active  
after a fault-triggered power-  
off or force-shutdown.  
Fault-triggered restart delay  
tFTRD  
tFTRDACC  
tCTRD  
2.4  
s
Fault-triggered restart delay  
accuracy  
-25  
-25  
tFTRD  
12.5  
+25  
+25  
%
Time from restart timer  
expiration to PUPX active  
after command-triggered  
power-off or force-shutdown.  
Command-triggered restart delay  
ms  
Command-triggered restart delay  
accuracy  
tCTRDACC  
TADC  
tCTRD  
2.0  
%
Time for ADC conversion of  
all 9 channels  
10-bit ADC sampling period  
ms  
Update period for ADOC of  
channels  
ADOC sampling period  
TDC_CONTROL  
1.7  
850  
85  
ms  
ms  
ms  
A – D  
Slow Margin, + 10% change  
in voltage with 0.1% ripple  
TRIM_CAP=1µF  
tMARGIN  
Margin Time from Nominal  
Fast Margin, + 10% change  
in voltage with 0.1% ripple  
TRIM_CAP=1µF  
Summit Microelectronics, Inc  
2098 1.1 6/29/2005  
11